{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,14]],"date-time":"2026-02-14T10:33:31Z","timestamp":1771065211926,"version":"3.50.1"},"reference-count":45,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2022,12,1]],"date-time":"2022-12-01T00:00:00Z","timestamp":1669852800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2022,12,1]],"date-time":"2022-12-01T00:00:00Z","timestamp":1669852800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,12,1]],"date-time":"2022-12-01T00:00:00Z","timestamp":1669852800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"National Key Research and Development Program of the Ministry of Science and Technology","award":["2021YFE0204000"],"award-info":[{"award-number":["2021YFE0204000"]}]},{"name":"Guangdong Provincial Key Laboratory Program from the Department of Science and Technology of Guangdong Province","award":["2021B1212040001"],"award-info":[{"award-number":["2021B1212040001"]}]},{"DOI":"10.13039\/501100017610","name":"Shenzhen Science and Technology Program","doi-asserted-by":"publisher","award":["KQTD20200820113051096"],"award-info":[{"award-number":["KQTD20200820113051096"]}],"id":[{"id":"10.13039\/501100017610","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Emerg. Sel. Topics Circuits Syst."],"published-print":{"date-parts":[[2022,12]]},"DOI":"10.1109\/jetcas.2022.3212314","type":"journal-article","created":{"date-parts":[[2022,10,5]],"date-time":"2022-10-05T19:32:46Z","timestamp":1664998366000},"page":"821-834","source":"Crossref","is-referenced-by-count":18,"title":["An Energy-Efficient Mixed-Bit CNN Accelerator With Column Parallel Readout for ReRAM-Based In-Memory Computing"],"prefix":"10.1109","volume":"12","author":[{"given":"Dingbang","family":"Liu","sequence":"first","affiliation":[{"name":"Guangdong Provincial Engineering Research Center of 3-D Integration and Engineering Research Center of Integrated Circuits for Next-Generation Communications, Ministry of Education, School of Microelectronics, Southern University of Science and Technology, Shenzhen, China"}]},{"given":"Haoxiang","family":"Zhou","sequence":"additional","affiliation":[{"name":"Guangdong Provincial Engineering Research Center of 3-D Integration and Engineering Research Center of Integrated Circuits for Next-Generation Communications, Ministry of Education, School of Microelectronics, Southern University of Science and Technology, Shenzhen, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2527-6778","authenticated-orcid":false,"given":"Wei","family":"Mao","sequence":"additional","affiliation":[{"name":"Guangdong Provincial Engineering Research Center of 3-D Integration and Engineering Research Center of Integrated Circuits for Next-Generation Communications, Ministry of Education, School of Microelectronics, Southern University of Science and Technology, Shenzhen, China"}]},{"given":"Jun","family":"Liu","sequence":"additional","affiliation":[{"name":"Guangdong Provincial Engineering Research Center of 3-D Integration and Engineering Research Center of Integrated Circuits for Next-Generation Communications, Ministry of Education, School of Microelectronics, Southern University of Science and Technology, Shenzhen, China"}]},{"given":"Yuliang","family":"Han","sequence":"additional","affiliation":[{"name":"Guangdong Provincial Engineering Research Center of 3-D Integration and Engineering Research Center of Integrated Circuits for Next-Generation Communications, Ministry of Education, School of Microelectronics, Southern University of Science and Technology, Shenzhen, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0693-3904","authenticated-orcid":false,"given":"Changhai","family":"Man","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, Georgia Institute of Technology, North Avenue Atlanta, GA, USA"}]},{"given":"Qiuping","family":"Wu","sequence":"additional","affiliation":[{"name":"Guangdong Provincial Engineering Research Center of 3-D Integration and Engineering Research Center of Integrated Circuits for Next-Generation Communications, Ministry of Education, School of Microelectronics, Southern University of Science and Technology, Shenzhen, China"}]},{"given":"Zhiru","family":"Guo","sequence":"additional","affiliation":[{"name":"Guangdong Provincial Engineering Research Center of 3-D Integration and Engineering Research Center of Integrated Circuits for Next-Generation Communications, Ministry of Education, School of Microelectronics, Southern University of Science and Technology, Shenzhen, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7794-3985","authenticated-orcid":false,"given":"Mingqiang","family":"Huang","sequence":"additional","affiliation":[{"name":"Shenzhen Institute of Advanced Technology, Chinese Academy of Sciences, Shenzhen, China"}]},{"given":"Shaobo","family":"Luo","sequence":"additional","affiliation":[{"name":"Guangdong Provincial Engineering Research Center of 3-D Integration and Engineering Research Center of Integrated Circuits for Next-Generation Communications, Ministry of Education, School of Microelectronics, Southern University of Science and Technology, Shenzhen, China"}]},{"given":"Mingsong","family":"Lv","sequence":"additional","affiliation":[{"name":"Department of Computing, The Hong Kong Polytechnic University, Hong Kong, SAR, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5174-8762","authenticated-orcid":false,"given":"Quan","family":"Chen","sequence":"additional","affiliation":[{"name":"Guangdong Provincial Engineering Research Center of 3-D Integration and Engineering Research Center of Integrated Circuits for Next-Generation Communications, Ministry of Education, School of Microelectronics, Southern University of Science and Technology, Shenzhen, China"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2674-4118","authenticated-orcid":false,"given":"Hao","family":"Yu","sequence":"additional","affiliation":[{"name":"Guangdong Provincial Engineering Research Center of 3-D Integration and Engineering Research Center of Integrated Circuits for Next-Generation Communications, Ministry of Education, School of Microelectronics, Southern University of Science and Technology, Shenzhen, China"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2022.3148273"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2022.3140395"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2015.2492421"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18072.2020.9218590"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ASP-DAC52403.2022.9712509"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.23919\/DATE54114.2022.9774679"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.2971642"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2022.3160455"},{"key":"ref35","first-page":"1","article-title":"A 40-nm, 2 m-cell, 8 b-precision, hybrid SLC-MLC PCM computing-in-memory macro with 20.5–65.0 TOPS\/W for tiny-AI edge devices","author":"khwa","year":"2022","journal-title":"Proc IEEE Int Solid-State Circuits Conf (ISSCC)"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1989.572629"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2021.3080042"},{"key":"ref40","first-page":"1","article-title":"Mixed precision quantization of ConvNets via differentiable neural architecture search","author":"wu","year":"2019","journal-title":"Proc Int Conf Learn Represent (ICLR)"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/APCCAS.2018.8605606"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2018.2790840"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1002\/aisy.202000150"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1038\/s41586-022-04992-8"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2951363"},{"key":"ref16","first-page":"1","article-title":"A 14 nm 100 kb 2t1r transpose RRAM with >150 resistance ratio enhancement and 27.95% reduction on energy-latency product using low-power near threshold read operation and fast data-line current stabling scheme","author":"wang","year":"2021","journal-title":"Proc Symp VLSI Technol"},{"key":"ref17","first-page":"1","article-title":"A 22 nm 2 Mb ReRAM compute-in-memory macro with 121–28 TOPS\/W for multibit MAC computing for tiny AI edge devices","author":"xue","year":"2020","journal-title":"Proc IEEE Int Solid-State Circuits Conf (ISSCC)"},{"key":"ref18","first-page":"500","article-title":"A fully integrated analog ReRAM based 78.4 TOPS\/W compute-in-memory chip with fully parallel MAC computing","author":"liu","year":"2020","journal-title":"Proc IEEE Int Solid-State Circuits Conf (ISSCC)"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2018.00958"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2018.00826"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080246"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/3386263.3407582"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD45719.2019.8942147"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2019.2910232"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2881913"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001177"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2899730"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2019.2922889"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2019.00881"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2020.2987714"},{"key":"ref1","first-page":"1","article-title":"Neural architecture search with reinforcement learning","author":"zoph","year":"2016","journal-title":"Proc 5th Int Conf Learn Represent (ICLR)"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2018.00286"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS45731.2020.9180810"},{"key":"ref22","first-page":"188","article-title":"A 1.041-Mb\/mm 2 27.38-TOPS\/W signed-INT 8 dynamic-logic-based ADC-less SRAM compute-in-memory macro in 28 nm with reconfigurable bitwise operation for AI and embedded applications","volume":"65","author":"yan","year":"2022","journal-title":"Proc IEEE Int Solid-State Circuits Conf (ISSCC)"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR46437.2021.00660"},{"key":"ref42","first-page":"245","article-title":"A 22 nm 4 Mb 8 b-precision ReRAM computing-in-memory macro with 11.91 to 195.7 TOPS\/W for tiny AI edge devices","author":"xue","year":"2021","journal-title":"Proc IEEE Int Solid-State Circuits Conf (ISSCC)"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2021.3067385"},{"key":"ref41","article-title":"Categorical reparameterization with Gumbel-Softmax","author":"jang","year":"2016","journal-title":"arXiv 1611 01144"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001139"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2019.2958568"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/3297858.3304076"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/MC.1982.1653825"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2019.01099"}],"container-title":["IEEE Journal on Emerging and Selected Topics in Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/5503868\/9991262\/09911654.pdf?arnumber=9911654","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,1,16]],"date-time":"2023-01-16T19:10:42Z","timestamp":1673896242000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9911654\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,12]]},"references-count":45,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/jetcas.2022.3212314","relation":{},"ISSN":["2156-3357","2156-3365"],"issn-type":[{"value":"2156-3357","type":"print"},{"value":"2156-3365","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022,12]]}}}