{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,1]],"date-time":"2026-04-01T11:08:33Z","timestamp":1775041713575,"version":"3.50.1"},"reference-count":39,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2023,3,1]],"date-time":"2023-03-01T00:00:00Z","timestamp":1677628800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2023,3,1]],"date-time":"2023-03-01T00:00:00Z","timestamp":1677628800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,3,1]],"date-time":"2023-03-01T00:00:00Z","timestamp":1677628800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100015727","name":"Department of Science and Technology of India, Science and Engineering Research Board","doi-asserted-by":"publisher","award":["CRG\/2021\/005478"],"award-info":[{"award-number":["CRG\/2021\/005478"]}],"id":[{"id":"10.13039\/501100015727","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100015727","name":"Department of Science and Technology of India, Science and Engineering Research Board","doi-asserted-by":"publisher","award":["DST\/IMP\/2018\/000550"],"award-info":[{"award-number":["DST\/IMP\/2018\/000550"]}],"id":[{"id":"10.13039\/501100015727","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Emerg. Sel. Topics Circuits Syst."],"published-print":{"date-parts":[[2023,3]]},"DOI":"10.1109\/jetcas.2023.3234570","type":"journal-article","created":{"date-parts":[[2023,1,5]],"date-time":"2023-01-05T18:51:21Z","timestamp":1672944681000},"page":"312-322","source":"Crossref","is-referenced-by-count":7,"title":["Bias-Scalable Near-Memory CMOS Analog Processor for Machine Learning"],"prefix":"10.1109","volume":"13","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-2949-1301","authenticated-orcid":false,"given":"Pratik","family":"Kumar","sequence":"first","affiliation":[{"name":"Department of Electronic Systems Engineering, NeuRonICS Laboratory, Indian Institute of Science, Bengaluru, India"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4591-7675","authenticated-orcid":false,"given":"Ankita","family":"Nandi","sequence":"additional","affiliation":[{"name":"Department of Electronic Systems Engineering, NeuRonICS Laboratory, Indian Institute of Science, Bengaluru, India"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1688-6286","authenticated-orcid":false,"given":"Shantanu","family":"Chakrabartty","sequence":"additional","affiliation":[{"name":"Department of Electrical and Systems Engineering, Washington University in St. Louis, St. Louis, MO, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1240-6214","authenticated-orcid":false,"given":"Chetan Singh","family":"Thakur","sequence":"additional","affiliation":[{"name":"Department of Electronic Systems Engineering, NeuRonICS Laboratory, Indian Institute of Science, Bengaluru, India"}]}],"member":"263","reference":[{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1007\/BF01239381"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2642198"},{"key":"ref12","author":"tsividis","year":"2013","journal-title":"The MOS Transistor"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2011.2149030"},{"key":"ref15","article-title":"BFloat16: The secret to high performance on cloud TPUs","author":"wang","year":"2019"},{"key":"ref37","first-page":"15","article-title":"A low-power logarithmic CMOS digital-to-analog converter for neural signal recording","volume":"69","author":"jomehei","year":"2021","journal-title":"IEEE Trans Circuits Syst II Exp Briefs"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2007.4405785"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/TETCI.2018.2849109"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1007\/s13369-014-1551-3"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2015.2451912"},{"key":"ref11","article-title":"Process, bias, and temperature scalable CMOS analog computing circuits for machine learning","author":"kumar","year":"2022","journal-title":"IEEE Trans Circuits Syst I Reg Papers"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/APCCAS.1994.514599"},{"key":"ref10","article-title":"Margin decoding communication system","author":"chakrabartty","year":"2011"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1016\/j.aeue.2017.08.006"},{"key":"ref2","article-title":"Mythic multiplies in a flash","author":"delmer","year":"2018"},{"key":"ref1","author":"freund","year":"2021","journal-title":"IBM Research Says Analog AI Will be 100X More Efficient Yes 100X"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1063\/1.5143815"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.3021397"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2022.3189780"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1038\/s41586-021-04223-6"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TNNLS.2017.2778940"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1038\/s41565-020-0655-z"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1038\/s41699-021-00284-3"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ICCE-Taiwan49838.2020.9258135"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/APCCAS47518.2019.8953177"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1007\/978-981-13-5950-7_11"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/4.50305"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/MIXDES.2007.4286119"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2011.2165755"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1038\/s41598-020-62676-7"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/MOCAST49295.2020.9200299"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2239670"},{"key":"ref8","article-title":"Theory, synthesis and implementation of current-mode CMOS piecewise-linear circuits using Margin Propagation","author":"gu","year":"2012"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/4.90062"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2011.2163968"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2015.2512743"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.894803"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1977.1050882"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1038\/s41598-019-51606-x"}],"container-title":["IEEE Journal on Emerging and Selected Topics in Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/5503868\/10078357\/10007808.pdf?arnumber=10007808","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,4,10]],"date-time":"2023-04-10T19:19:56Z","timestamp":1681154396000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10007808\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,3]]},"references-count":39,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/jetcas.2023.3234570","relation":{},"ISSN":["2156-3357","2156-3365"],"issn-type":[{"value":"2156-3357","type":"print"},{"value":"2156-3365","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,3]]}}}