{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,4]],"date-time":"2026-03-04T17:23:51Z","timestamp":1772645031838,"version":"3.50.1"},"reference-count":30,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2024,3,1]],"date-time":"2024-03-01T00:00:00Z","timestamp":1709251200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2024,3,1]],"date-time":"2024-03-01T00:00:00Z","timestamp":1709251200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,3,1]],"date-time":"2024-03-01T00:00:00Z","timestamp":1709251200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"National Science and Technology Council (NSTC), Taiwan","award":["MOST 110-2221-E-008-029-MY3"],"award-info":[{"award-number":["MOST 110-2221-E-008-029-MY3"]}]},{"name":"Taiwan Semiconductor Research Institute (TSRI), Hsinchu City, Taiwan"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Emerg. Sel. Topics Circuits Syst."],"published-print":{"date-parts":[[2024,3]]},"DOI":"10.1109\/jetcas.2023.3329430","type":"journal-article","created":{"date-parts":[[2023,11,1]],"date-time":"2023-11-01T18:19:59Z","timestamp":1698862799000},"page":"75-87","source":"Crossref","is-referenced-by-count":5,"title":["Design and Analysis of a <i>V<\/i>-Band CMOS Sextuple SILVCO Using Transformer and Cascade-Series Coupling With a Frequency-Tracking Loop"],"prefix":"10.1109","volume":"14","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-8886-7351","authenticated-orcid":false,"given":"Wei-Cheng","family":"Chen","sequence":"first","affiliation":[{"name":"Department of Electrical Engineering, National Central University, Jhongli, Taoyuan City, Taiwan"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4598-9097","authenticated-orcid":false,"given":"Hong-Yeh","family":"Chang","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, National Central University, Jhongli, Taoyuan City, Taiwan"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2766211"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2019.2921522"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MMM.2019.2922120"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MCOM.2017.1700393"},{"key":"ref5","volume-title":"Frequency Synthesizer Design Handbook","author":"Crawford","year":"1994"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2009.4977473"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2032723"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2020.3039549"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2016.2623784"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2018.2824830"},{"key":"ref11","first-page":"241","article-title":"A 30\u201336.6 GHz low jitter degradation SIL QVCO with frequency-tracking loop in 65 nm CMOS for 5G frontend applications","volume-title":"Proc. 15th Eur. Microw. Integr. Circuits Conf.","author":"Li"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.831608"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2008.926566"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/RFIC.2014.6851690"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/MWSYM.2017.8058866"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/MWSYM.2019.8700799"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/LMWC.2021.3129545"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/LMWC.2020.2992107"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/LMWC.2021.3078382"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/LMWC.2022.3215750"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2782762"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2019.2959513"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/IMS37964.2023.10188166"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1002\/9780470746547"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/isscc42613.2021.9365956"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2016.7417901"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/LMWC.2017.2756559"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ims30576.2020.9223964"},{"key":"ref29","volume-title":"Sonnet User\u2019s Guide","year":"2013"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/MWSYM.2018.8439622"}],"container-title":["IEEE Journal on Emerging and Selected Topics in Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/5503868\/10472157\/10304163.pdf?arnumber=10304163","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,6,14]],"date-time":"2024-06-14T17:36:28Z","timestamp":1718386588000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10304163\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,3]]},"references-count":30,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/jetcas.2023.3329430","relation":{},"ISSN":["2156-3357","2156-3365"],"issn-type":[{"value":"2156-3357","type":"print"},{"value":"2156-3365","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,3]]}}}