{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,6]],"date-time":"2026-10-06T22:47:28Z","timestamp":1791326848060,"version":"4.3.1"},"reference-count":217,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2024,9,1]],"date-time":"2024-09-01T00:00:00Z","timestamp":1725148800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"funder":[{"name":"European Union\u2019s Horizon Europe Program through European Research Council","award":["101042080"],"award-info":[{"award-number":["101042080"]}]},{"name":"European Innovation Council (EIC) PATHFINDER Scheme","award":["101099697"],"award-info":[{"award-number":["101099697"]}]},{"name":"Spoke 1 \u201cFutureHPC and BigData\u201d of Italian Research Center on High-Performance Computing"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Emerg. Sel. Topics Circuits Syst."],"published-print":{"date-parts":[[2024,9]]},"DOI":"10.1109\/jetcas.2024.3445829","type":"journal-article","created":{"date-parts":[[2024,8,19]],"date-time":"2024-08-19T13:30:59Z","timestamp":1724074259000},"page":"354-370","source":"Crossref","is-referenced-by-count":29,"title":["Chip and Package-Scale Interconnects for General-Purpose, Domain-Specific, and Quantum Computing Systems\u2014Overview, Challenges, and Opportunities"],"prefix":"10.1109","volume":"14","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-8912-9657","authenticated-orcid":false,"given":"Abhijit","family":"Das","sequence":"first","affiliation":[{"name":"Department of Computer Architecture, Universitat Politécnica de Catalunya, Barcelona, Spain"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3129-0664","authenticated-orcid":false,"given":"Maurizio","family":"Palesi","sequence":"additional","affiliation":[{"name":"Department of Electrical, Electronics and Computer Engineering, University of Catania, Catania, Italy"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3958-3891","authenticated-orcid":false,"given":"John","family":"Kim","sequence":"additional","affiliation":[{"name":"School of Electrical Engineering, Korea Advanced Institute of Science and Technology (KAIST), Daejeon, South Korea"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5930-8531","authenticated-orcid":false,"given":"Partha","family":"Pratim Pande","sequence":"additional","affiliation":[{"name":"School of Electrical Engineering and Computer Science, Washington State University, Pullman, WA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1974.1050511"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/106972.106991"},{"issue":"8","key":"ref3","first-page":"1","article-title":"Cramming more components onto integrated circuits","volume":"38","author":"Moore","year":"1965","journal-title":"Electronics"},{"key":"ref4","volume-title":"Interconnect is the Root of Generative AI","author":"Farjadrad","year":"2023"},{"issue":"7","key":"ref5","first-page":"11","article-title":"Single-chip processors have reached their limits-chiplets seem to be the future, but interconnects remain a battleground","volume":"59","author":"Smith","year":"2022","journal-title":"IEEE Spectr."},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2020.3022920"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-018-0117-x"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1084834.1084856"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2005.134"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/1132952.1132953"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.4378787"},{"key":"ref12","first-page":"13","article-title":"Survey of network-on-chip proposals","volume":"1","author":"Salminen","year":"2008","journal-title":"White Paper, OCP-IP"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2007.12.002"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.2010691"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1561\/1000000011"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2009.5071456"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837352"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2012.2201031"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2012.2193835"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/2522968.2522976"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1007\/s10617-014-9137-6"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/MCAS.2015.2510199"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2017.07.004"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/3131346"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/3459009"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/MWC.010.2100561"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.3390\/nano12030485"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/COMST.2023.3254481"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/3610396.3623267"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/3631117"},{"key":"ref31","article-title":"Review of distributed quantum computing. From single QPU to high performance quantum computing","author":"Barral","year":"2024","journal-title":"arXiv:2404.01265"},{"key":"ref32","first-page":"684","article-title":"Route packets, not wires: On-chip interconnection networks","volume-title":"Proc. 38th Design Autom. Conf.","author":"Dally"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/2.976921"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC.2005.1554447"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.893649"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2008.142"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/JSTQE.2003.812506"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.28"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2009.2014298"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2009.2020331"},{"key":"ref41","first-page":"979","article-title":"The feasibility of on-chip interconnection using antennas","volume-title":"Proc. Int. Conf. Comput. Aided Design (ICCAD)","author":"Kihong"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2010.176"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/JSAC.2024.3399253"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2005.251783"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS46773.2023.10181857"},{"key":"ref46","volume-title":"International Technology Roadmap for Semiconductors (ITRS)","year":"2011"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1017\/CBO9781139166980"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/5.920580"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1145\/966747.966750"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1145\/1028176.1006733"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.4378783"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1038\/s41586-018-0028-z"},{"key":"ref53","first-page":"1","article-title":"30 Gbps optical link utilizing heterogeneously integrated III-V\/Si photonics and CMOS circuits","volume-title":"Proc. OFC","author":"Dupuis"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1109\/oic.2012.6224475"},{"key":"ref55","first-page":"1","article-title":"Ultra-low power arrayed CMOS silicon photonic transceivers for an 80 Gbps WDM optical link","volume-title":"Proc. Opt. Fiber Commun. Conf. Expo. Nat. Fiber Optic Engineers Conf.","author":"Zheng"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1109\/HCS59251.2023.10254714"},{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2020.2976067"},{"key":"ref58","doi-asserted-by":"publisher","DOI":"10.1145\/1816038.1815977"},{"key":"ref59","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310237"},{"key":"ref60","doi-asserted-by":"publisher","DOI":"10.1109\/cicc48029.2020.9075890"},{"key":"ref61","doi-asserted-by":"publisher","DOI":"10.1109\/MCOM.2013.6658665"},{"key":"ref62","doi-asserted-by":"publisher","DOI":"10.1038\/ncomms4086"},{"key":"ref63","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2019.2961849"},{"key":"ref64","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2016.2605093"},{"key":"ref65","doi-asserted-by":"publisher","DOI":"10.1109\/MWC.2012.6339473"},{"key":"ref66","doi-asserted-by":"publisher","DOI":"10.23919\/DATE56975.2023.10137172"},{"key":"ref67","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA52012.2021.00014"},{"key":"ref68","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310173"},{"key":"ref69","volume-title":"NVIDIA Goes MCM and Officially Announces Blackwell At GTC 2024: Details of the Monster Chip","year":"2024"},{"key":"ref70","doi-asserted-by":"publisher","DOI":"10.1109\/TCPMT.2022.3207195"},{"key":"ref71","volume-title":"Chiplets: 10 Breakthrough Technologies 2024","year":"2024"},{"key":"ref72","doi-asserted-by":"publisher","DOI":"10.1109\/TCPMT.2017.2674686"},{"key":"ref73","volume-title":"Samsung Electronics Announces Availability of Its Next Generation 2.5D Integration Solution `I-Cube4 for High-Performance Applications","year":"2021"},{"key":"ref74","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2014.6897262"},{"key":"ref75","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2016.201"},{"key":"ref76","doi-asserted-by":"publisher","DOI":"10.23919\/VLSITechnologyandCir57934.2023.10185224"},{"key":"ref77","volume-title":"Samsung Develops Industry-First 36GB HBM3E 12H DRAM","year":"2024"},{"key":"ref78","year":"2024","journal-title":"Hybrid Bonding Plays Starring Role in 3D Chips"},{"key":"ref79","volume-title":"TSMC-SoIC","year":"2021"},{"key":"ref80","volume-title":"AMD 3D V-CacheT Technology","year":"2022"},{"key":"ref81","volume-title":"BOW IPU Processor","year":"2022"},{"key":"ref82","volume-title":"Compute Express Link","author":"Sharma","year":"2019"},{"key":"ref83","volume-title":"Intel Trust Domain Extensions","year":"2023"},{"key":"ref84","volume-title":"AMD Infinity Guard","year":"2021"},{"key":"ref85","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2023.3240453"},{"key":"ref86","volume-title":"Intel\u00ae Xeon\u00ae 6780E Processor","year":"2024"},{"key":"ref87","volume-title":"Ampereonet 64-Bit Multi-Core Processors","year":"2023"},{"key":"ref88","volume-title":"AMD EPYCT 9754S","year":"2023"},{"key":"ref89","article-title":"Epiphany-V: A 1024 processor 64-bit RISC system-on-chip","author":"Olofsson","year":"2016","journal-title":"arXiv:1610.01832"},{"key":"ref90","volume-title":"ARM Neoverse CMN-700","year":"2021"},{"key":"ref91","volume-title":"ARTERIS FlexNoC Interconnect IP","year":"2009"},{"key":"ref92","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2021.3085578"},{"key":"ref93","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830808"},{"key":"ref94","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358302"},{"key":"ref95","volume-title":"AMD Infinity Architecture","year":"2019"},{"key":"ref96","volume-title":"Intel\u00ae Ultra Path Interconnect (Intel\u00ae UPI)","year":"2017"},{"key":"ref97","first-page":"1","article-title":"System-level exploration of in-package wireless communication for multi-chiplet platforms","volume-title":"Proc. 28th Asia South Pacific Design Autom. Conf. (ASP-DAC)","author":"Medina"},{"key":"ref98","first-page":"1","article-title":"ReSiPI: A reconfigurable silicon-photonic 2.5D chiplet network with PCMs for energy-efficient interposer communication","volume-title":"Proc. IEEE\/ACM Int. Conf. Comput. Aided Design (ICCAD)","author":"Taheri"},{"key":"ref99","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2019.2926495"},{"key":"ref100","volume-title":"Intel Optical Compute Interconnect (OCI)","year":"2024"},{"key":"ref101","volume-title":"AMBA Coherent Hub Interface (CHI)","year":"2017"},{"key":"ref102","volume-title":"ARTERIS Ncore Cache Coherent Interconnect IP","year":"2016"},{"key":"ref103","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID2022.2022.00029"},{"key":"ref104","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA51647.2021.00034"},{"key":"ref105","doi-asserted-by":"publisher","DOI":"10.1145\/3462775"},{"key":"ref106","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062278"},{"key":"ref107","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2015.7372638"},{"key":"ref108","doi-asserted-by":"publisher","DOI":"10.1145\/2678373.2665680"},{"key":"ref109","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2011.5749723"},{"key":"ref110","first-page":"477","article-title":"ATAC: A 1000-core cache-coherent processor with on-chip optical network","volume-title":"Proc. 19th Int. Conf. Parallel Architectures Compilation Techn. (PACT)","author":"Kurian"},{"key":"ref111","first-page":"7179","article-title":"Downfall: Exploiting speculative data gathering","volume-title":"Proc. 32nd USENIX Secur. Symp. (USENIX)","author":"Moghimi"},{"key":"ref112","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-031-01742-1"},{"key":"ref113","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS50636.2020.9241711"},{"key":"ref114","first-page":"35","article-title":"Denial-of-service attack detection using machine learning in network-on-chip architectures","volume-title":"Proc. 15th IEEE\/ACM Int. Symp. Netw.-Chip (NOCS)","author":"Sudusinghe"},{"key":"ref115","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2018.00139"},{"key":"ref116","doi-asserted-by":"publisher","DOI":"10.1016\/j.jpdc.2017.06.014"},{"key":"ref117","doi-asserted-by":"publisher","DOI":"10.1145\/1450135.1450180"},{"key":"ref118","doi-asserted-by":"publisher","DOI":"10.1109\/MCOM.001.2000029"},{"key":"ref119","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2018.8512166"},{"key":"ref120","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2016.25"},{"key":"ref121","doi-asserted-by":"publisher","DOI":"10.1109\/LES.2014.2384744"},{"key":"ref122","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2012.24"},{"key":"ref123","volume-title":"Google Cloud TPUv5","year":"2023"},{"key":"ref124","volume-title":"NVIDIA Tensor Cores","year":"2022"},{"key":"ref125","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080246"},{"key":"ref126","doi-asserted-by":"publisher","DOI":"10.1145\/3140659.3080254"},{"key":"ref127","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001163"},{"key":"ref128","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2616357"},{"key":"ref129","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2014.58"},{"key":"ref130","volume-title":"Cerebras Wafer Scale Engine-3","year":"2024"},{"key":"ref131","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2019.2910232"},{"key":"ref132","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.29"},{"key":"ref133","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2024.3386067"},{"key":"ref134","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA47549.2020.00015"},{"key":"ref135","doi-asserted-by":"publisher","DOI":"10.1145\/3296957.3173176"},{"key":"ref136","first-page":"1","article-title":"Rethinking NoCs for spatial neural network accelerators","volume-title":"Proc. 11th IEEE\/ACM Int. Symp. Netw.-Chip (NOCS)","author":"Kwon"},{"key":"ref137","doi-asserted-by":"publisher","DOI":"10.1016\/j.neunet.2012.04.004"},{"key":"ref138","first-page":"1393","article-title":"Efficient FPGA acceleration of convolutional neural networks using logical-3D compute array","volume-title":"Proc. Design, Autom. Test Eur. Conf. Exhib. (DATE)","author":"Rahman"},{"key":"ref139","volume-title":"Xilinx DPU","year":"2020"},{"key":"ref140","volume-title":"AXI Interconnect V2.1","year":"2017"},{"key":"ref141","doi-asserted-by":"publisher","DOI":"10.1109\/ICIST52614.2021.9440554"},{"key":"ref142","doi-asserted-by":"publisher","DOI":"10.1109\/TNNLS.2018.2852335"},{"key":"ref143","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2016.7783720"},{"key":"ref144","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA59077.2024.00024"},{"key":"ref145","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062207"},{"key":"ref146","doi-asserted-by":"publisher","DOI":"10.23919\/FPL.2017.8056823"},{"key":"ref147","doi-asserted-by":"publisher","DOI":"10.1145\/3020078.3021736"},{"key":"ref148","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00012"},{"key":"ref149","volume-title":"Peripheral Component Interconnect Express (PCIe) V6","year":"2022"},{"key":"ref150","doi-asserted-by":"publisher","DOI":"10.1145\/2934583.2934644"},{"key":"ref151","doi-asserted-by":"publisher","DOI":"10.1145\/3514354"},{"key":"ref152","volume-title":"NVLink and NVLink Switch","year":"2014"},{"key":"ref153","volume-title":"NVIDIA GH200 Grace Hopper Superchip","year":"2024"},{"key":"ref154","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2019.2928289"},{"key":"ref155","doi-asserted-by":"publisher","DOI":"10.1145\/3341301.3359646"},{"key":"ref156","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2017.37"},{"key":"ref157","first-page":"1","article-title":"Scaling deep learning on GPU and knights landing clusters","volume-title":"Proc. Int. Conf. High Perform. Comput., Netw., Storage Anal.","author":"You"},{"key":"ref158","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2018.8573521"},{"key":"ref159","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD46524.2019.00017"},{"key":"ref160","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2016.7783721"},{"key":"ref161","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2014.6983053"},{"key":"ref162","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2023.3243064"},{"key":"ref163","volume-title":"Mythic AMPT","year":"2021"},{"key":"ref164","doi-asserted-by":"publisher","DOI":"10.1145\/3386263.3407649"},{"key":"ref165","doi-asserted-by":"publisher","DOI":"10.1145\/3445814.3446749"},{"key":"ref166","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00040"},{"key":"ref167","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00062"},{"key":"ref168","first-page":"288","article-title":"DRISA: A DRAM-based reconfigurable in-situ accelerator","volume-title":"Proc. 50th Annu. IEEE\/ACM Int. Symp. Microarchitecture (MICRO)","author":"Li"},{"key":"ref169","doi-asserted-by":"publisher","DOI":"10.1038\/s41565-020-0655-z"},{"key":"ref170","first-page":"859","article-title":"Uncertainty modeling of emerging device based computing-in-memory neural accelerators with application to neural architecture search","volume-title":"Proc. 26th Asia\u2013South Pacific Design Autom. Conf. (ASP-DAC)","author":"Yan"},{"key":"ref171","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2015.7409718"},{"key":"ref172","doi-asserted-by":"publisher","DOI":"10.1145\/3297858.3304049"},{"key":"ref173","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001139"},{"key":"ref174","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744900"},{"key":"ref175","doi-asserted-by":"publisher","DOI":"10.1109\/IJCNN55064.2022.9892243"},{"key":"ref176","doi-asserted-by":"publisher","DOI":"10.1109\/AICAS54282.2022.9869996"},{"key":"ref177","volume-title":"IonQ Achieves Critical First Step Towards Developing Future Quantum Networks","year":"2024"},{"key":"ref178","volume-title":"Pasqal and Welinq Partner to Develop Tailored Quantum Interconnects for Neutral-Atom Quantum Computing","year":"2024"},{"key":"ref179","volume-title":"IBM Quantum Roadmap","year":"2020"},{"key":"ref180","volume-title":"IBMs Roadmap for Scaling Quantum Technology","author":"Gambetta","year":"2020"},{"key":"ref181","doi-asserted-by":"publisher","DOI":"10.22331\/q-2018-08-06-79"},{"key":"ref182","volume-title":"Quantum Startup Atom Computing First to Exceed 1,000 Qubits","year":"2023"},{"key":"ref183","volume-title":"Charting the Course to 100,000 Qubits","year":"2023"},{"key":"ref184","doi-asserted-by":"publisher","DOI":"10.1038\/s41586-021-03809-4"},{"key":"ref185","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevApplied.16.014057"},{"key":"ref186","doi-asserted-by":"publisher","DOI":"10.1063\/5.0005886"},{"key":"ref187","doi-asserted-by":"publisher","DOI":"10.1063\/1.5089550"},{"key":"ref188","doi-asserted-by":"publisher","DOI":"10.1038\/nature12011"},{"key":"ref189","doi-asserted-by":"publisher","DOI":"10.1103\/prxquantum.4.040313"},{"key":"ref190","doi-asserted-by":"publisher","DOI":"10.1038\/s41586-021-03469-4"},{"key":"ref191","doi-asserted-by":"publisher","DOI":"10.1088\/2058-9565\/ac29a1"},{"key":"ref192","doi-asserted-by":"publisher","DOI":"10.1126\/sciadv.aar3960"},{"key":"ref193","doi-asserted-by":"publisher","DOI":"10.1038\/s41586-021-03268-x"},{"key":"ref194","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42615.2023.10067445"},{"key":"ref195","volume-title":"Atom Computing: Our Technology Advantage","year":"2021"},{"key":"ref196","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevApplied.18.044064"},{"key":"ref197","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO56248.2022.00078"},{"key":"ref198","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2021.3092706"},{"key":"ref199","doi-asserted-by":"publisher","DOI":"10.1038\/s41534-021-00484-1"},{"key":"ref200","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevLett.125.260502"},{"key":"ref201","doi-asserted-by":"publisher","DOI":"10.1038\/s41586-021-03288-7"},{"key":"ref202","article-title":"Dynamically reconfigurable photon exchange in a superconducting quantum processor","author":"Marinelli","year":"2023","journal-title":"arXiv:2303.03507"},{"key":"ref203","doi-asserted-by":"publisher","DOI":"10.1088\/1674-1056\/27\/5\/054207"},{"key":"ref204","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevA.89.022317"},{"key":"ref205","doi-asserted-by":"publisher","DOI":"10.1038\/nature11023"},{"key":"ref206","doi-asserted-by":"publisher","DOI":"10.1002\/qute.201800074"},{"key":"ref207","doi-asserted-by":"publisher","DOI":"10.22331\/q-2019-12-16-215"},{"key":"ref208","doi-asserted-by":"publisher","DOI":"10.1080\/00107514.2014.964942"},{"key":"ref209","volume-title":"Quantum Machine Learning: What Quantum Computing Means to Data Mining","author":"Wittek","year":"2014"},{"key":"ref210","article-title":"Unsupervised machine learning on a hybrid quantum computer","author":"Otterbach","year":"2017","journal-title":"arXiv:1712.05771"},{"key":"ref211","doi-asserted-by":"publisher","DOI":"10.1145\/1273496.1273497"},{"key":"ref212","doi-asserted-by":"publisher","DOI":"10.1088\/2058-9565\/aab859"},{"key":"ref213","article-title":"Classification with quantum machine learning: A survey","author":"Abohashima","year":"2020","journal-title":"arXiv:2006.12270"},{"key":"ref214","volume-title":"TensorFlow Quantum is a Library for Hybrid Quantum-classical Machine Learning","year":"2020"},{"key":"ref215","doi-asserted-by":"publisher","DOI":"10.1145\/2818950.2818951"},{"key":"ref216","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2022.3150684"},{"key":"ref217","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2023.3330079"}],"container-title":["IEEE Journal on Emerging and Selected Topics in Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/5503868\/10680685\/10638543.pdf?arnumber=10638543","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,9,18]],"date-time":"2024-09-18T02:24:16Z","timestamp":1726626256000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10638543\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,9]]},"references-count":217,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/jetcas.2024.3445829","relation":{},"ISSN":["2156-3357","2156-3365"],"issn-type":[{"value":"2156-3357","type":"print"},{"value":"2156-3365","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,9]]}}}