{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,1]],"date-time":"2026-04-01T18:05:30Z","timestamp":1775066730975,"version":"3.50.1"},"reference-count":18,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2025,3,1]],"date-time":"2025-03-01T00:00:00Z","timestamp":1740787200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,3,1]],"date-time":"2025-03-01T00:00:00Z","timestamp":1740787200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,3,1]],"date-time":"2025-03-01T00:00:00Z","timestamp":1740787200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"Coordena\u00e7\u00e3o de Aperfei\u00e7oamento de Pessoal de N\u00c3-vel Superior-Brazil","award":["001"],"award-info":[{"award-number":["001"]}]},{"DOI":"10.13039\/501100003593","name":"Conselho Nacional de Desenvolvimento Cient\u00edfico e Tecnol\u00f3gico","doi-asserted-by":"crossref","id":[{"id":"10.13039\/501100003593","id-type":"DOI","asserted-by":"crossref"}]},{"DOI":"10.13039\/501100004263","name":"Funda\u00e7\u00e3o de Amparo \u00e0 pesquisa do Estado do Rio Grande do Sul","doi-asserted-by":"publisher","award":["001"],"award-info":[{"award-number":["001"]}],"id":[{"id":"10.13039\/501100004263","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Emerg. Sel. Topics Circuits Syst."],"published-print":{"date-parts":[[2025,3]]},"DOI":"10.1109\/jetcas.2024.3523246","type":"journal-article","created":{"date-parts":[[2024,12,25]],"date-time":"2024-12-25T19:30:20Z","timestamp":1735155020000},"page":"133-142","source":"Crossref","is-referenced-by-count":3,"title":["Low-Power Multiversion Interpolation Filter Accelerator With Hardware Reuse for AV1 Codec"],"prefix":"10.1109","volume":"15","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-1355-2782","authenticated-orcid":false,"given":"Daiane","family":"Freitas","sequence":"first","affiliation":[{"name":"Video Technology Research Group (ViTech), Federal University of Pelotas (UFPel), Pelotas, Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Patrick","family":"Rosa","sequence":"additional","affiliation":[{"name":"Video Technology Research Group (ViTech), Federal University of Pelotas (UFPel), Pelotas, Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Leonardo","family":"M\u00fcller","sequence":"additional","affiliation":[{"name":"Video Technology Research Group (ViTech), Federal University of Pelotas (UFPel), Pelotas, Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0409-8335","authenticated-orcid":false,"given":"Daniel","family":"Palomino","sequence":"additional","affiliation":[{"name":"Video Technology Research Group (ViTech), Federal University of Pelotas (UFPel), Pelotas, Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5019-3715","authenticated-orcid":false,"given":"Cl\u00e1udio M.","family":"Diniz","sequence":"additional","affiliation":[{"name":"PGMICRO, Institute of Informatics (INF), Federal University of Rio Grande do Sul (UFRGS), Porto Alegre, Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0600-7054","authenticated-orcid":false,"given":"Mateus","family":"Grellert","sequence":"additional","affiliation":[{"name":"PGMICRO, Institute of Informatics (INF), Federal University of Rio Grande do Sul (UFRGS), Porto Alegre, Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2739-6194","authenticated-orcid":false,"given":"Guilherme","family":"Corr\u00eaa","sequence":"additional","affiliation":[{"name":"Video Technology Research Group (ViTech), Federal University of Pelotas (UFPel), Pelotas, Brazil"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","volume-title":"AOMedia","year":"2018"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/s11554-023-01308-5"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.5594\/M001518"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2019.2909705"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.23919\/Eusipco47968.2020.9287551"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/SBCCI53441.2021.9529993"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS51556.2021.9401224"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/SBCCI55532.2022.9893255"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS46773.2023.10181588"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/PCS.2018.8456249"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2021.3058584"},{"key":"ref12","first-page":"681","volume-title":"AV1 bitstream & decoding process specification. version 1.0.0 with errata 1","author":"de Rivaz","year":"2018"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.29292\/jics.v17i2.558"},{"issue":"1","key":"ref14","first-page":"1","article-title":"Memory-aware, low-power and high-throughput AV1 FME interpolation architecture","volume":"21","author":"Kolodziejski","year":"2021","journal-title":"Microelectron. Students Forum"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/LASCAS56464.2023.10108378"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/1240233.1240234"},{"key":"ref17","article-title":"Calculation of average PSNR differences between RD-curves (VCEG-M33)","volume-title":"Proc. VCEG Meeting (ITU-T SG16 Q.6)","author":"Bj\u00f8ntegaard"},{"key":"ref18","volume-title":"AOM Common Test Conditions V5.0","author":"Zhao","year":"2021"}],"container-title":["IEEE Journal on Emerging and Selected Topics in Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/5503868\/10924446\/10816415.pdf?arnumber=10816415","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,13]],"date-time":"2025-03-13T05:49:41Z","timestamp":1741844981000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10816415\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,3]]},"references-count":18,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/jetcas.2024.3523246","relation":{},"ISSN":["2156-3357","2156-3365"],"issn-type":[{"value":"2156-3357","type":"print"},{"value":"2156-3365","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,3]]}}}