{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,30]],"date-time":"2025-12-30T15:34:42Z","timestamp":1767108882735,"version":"3.44.0"},"reference-count":74,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2025,9,1]],"date-time":"2025-09-01T00:00:00Z","timestamp":1756684800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0\/legalcode"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Emerg. Sel. Topics Circuits Syst."],"published-print":{"date-parts":[[2025,9]]},"DOI":"10.1109\/jetcas.2025.3572003","type":"journal-article","created":{"date-parts":[[2025,5,20]],"date-time":"2025-05-20T13:15:48Z","timestamp":1747746948000},"page":"415-426","source":"Crossref","is-referenced-by-count":1,"title":["Die-Level Transformation From 2D Shuttle Chips to 3D-IC With TSV for Advanced Rapid Prototyping Methodology With Meta Bonding"],"prefix":"10.1109","volume":"15","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-2303-8178","authenticated-orcid":false,"given":"Takafumi","family":"Fukushima","sequence":"first","affiliation":[{"name":"Department of Mechanical Systems Engineering, Tohoku University, Sendai, Miyagi, Japan"}]},{"given":"Tetsu","family":"Tanaka","sequence":"additional","affiliation":[{"name":"Department of Biomedical Engineering, Tohoku University, Sendai, Miyagi, Japan"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4726-4217","authenticated-orcid":false,"given":"Mitsumasa","family":"Koyanagi","sequence":"additional","affiliation":[{"name":"NICHe, Tohoku University, Sendai, Japan"}]}],"member":"263","reference":[{"volume-title":"Semiconductive wafer and method of making the same","year":"1958","author":"Shockley","key":"ref1"},{"issue":"7","key":"ref2","first-page":"652","article-title":"Three-dimensional IC","volume":"54","author":"Nakano","year":"1985","journal-title":"Appl. Phys."},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.1991.235336"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2003.1216347"},{"key":"ref5","first-page":"55","article-title":"Self-assembly process for chip-to-wafer three-dimensional integration","volume-title":"Proc. 8th Symp. Future Electron Devices","author":"Koyanagi"},{"key":"ref6","first-page":"327","article-title":"A novel fabrication technology for optically interconnected three-dimensional LSI by wafer aligning and bonding technique","volume-title":"Proc. Int. Semicond. Device Res. Symp.","author":"Takata"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/40.710867"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.7567\/SSDM.1997.A-14-3"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.1999.824289"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2000.904284"},{"key":"ref11","first-page":"186","article-title":"Three-dimensional processor system fabricated by wafer stacking technology","volume-title":"Proc. Int. Symp. Low-Power High-Speed Chips (COOL Chips V)","author":"Ono"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1016\/S0167-9317(97)00092-0"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC.2012.6262954"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC.2009.5306564"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2012.6242518"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2013.2280273"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.7567\/1347-4065\/ab4f3c"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.7567\/SSDM.2020.C-4-04"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC51529.2024.00328"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC48104.2019.9058895"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC51529.2024.00018"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC51529.2024.00057"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1143\/JJAP.45.3030"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC51906.2022.00178"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM45625.2022.10019499"},{"issue":"11","key":"ref27","first-page":"493","article-title":"Characterization of temporary adhesives for 3D integration and their impact on thinned wafer edges","author":"Fukushima","year":"2016","journal-title":"J. Inst. Electron., Inf. Commun. Eng. C"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1002\/9783527623051"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/3dic48104.2019.9058843"},{"key":"ref30","article-title":"Cu-SiO2 surface activation by ozone-ethylene-radical process for chip-to-chip and chip-to-wafer hybrid bonding","author":"Murugesan","year":"2023","journal-title":"Admeta Plus"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1143\/JJAP.47.2801"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2014.7047054"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1002\/pol.20200094"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TCPMT.2016.2514365"},{"volume-title":"2.6 Barrier (Adhesion) Layer and Seed (Metal) Layer Deposition in Through-Silicon Vias for 3D Integration","year":"2012","author":"Lau","key":"ref35"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1016\/j.mee.2018.11.006"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/IITC.2008.4546919"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/3dic57175.2023.10154930"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.7567\/SSDM.2001.A-2-8"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2013.6487825"},{"key":"ref42","first-page":"1","article-title":"500 nm-sized Ni-TSV with aspect ratio 20 for future 3D-LSIs_A low-cost electroless-Ni plating approach","volume-title":"Proc. ASMC","author":"Murugesan"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/ASMC49169.2020.9185397"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC51906.2022.00244"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC.2016.7970022"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2018.00176"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1088\/0960-1317\/22\/8\/085033"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1088\/0960-1317\/15\/12\/016"},{"key":"ref49","first-page":"12","article-title":"3D integration: 3D process technology temporary bonding and via reveal","volume-title":"Proc. Symp. 3D ASIP","author":"S\u00e9verine"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/ectc.2011.5898630"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2014.6897343"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2008.4796735"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2010.2099870"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2017.2705562"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2011.6131503"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2012.6242515"},{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2012.6479156"},{"key":"ref58","doi-asserted-by":"publisher","DOI":"10.7567\/SSDM.2011.P-5-5"},{"key":"ref59","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2014.7047128"},{"key":"ref60","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC52383.2021.9687608"},{"key":"ref61","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2023.3237834"},{"key":"ref62","first-page":"349","article-title":"Three-dimensional technology based on reconfigured wafer-to-wafer and multichip-to-wafer stacking using self-assembly method","author":"Fukushima","year":"2009","journal-title":"IEDM Tech. Dig."},{"key":"ref63","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2009.5073989"},{"key":"ref64","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2018.00152"},{"key":"ref65","doi-asserted-by":"publisher","DOI":"10.1109\/EPTC.2011.6184466"},{"key":"ref66","doi-asserted-by":"publisher","DOI":"10.1109\/TCPMT.2011.2160266"},{"key":"ref67","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2012.2212709"},{"key":"ref68","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2012.6479157"},{"key":"ref69","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2013.2294831"},{"key":"ref70","doi-asserted-by":"publisher","DOI":"10.3390\/mi7100184"},{"key":"ref71","doi-asserted-by":"publisher","DOI":"10.1557\/adv.2016.528"},{"key":"ref72","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2017.2767598"},{"key":"ref73","doi-asserted-by":"publisher","DOI":"10.1109\/TCPMT.2018.2871764"},{"article-title":"Meta-junction\/meta bonding","volume-title":"Trademark Application 2024-009791","year":"2024","key":"ref74"},{"key":"ref75","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC51529.2024.00074"},{"key":"ref76","doi-asserted-by":"publisher","DOI":"10.23919\/LTB-3D.2017.7947440"}],"container-title":["IEEE Journal on Emerging and Selected Topics in Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/5503868\/11164456\/11007580.pdf?arnumber=11007580","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,9,16]],"date-time":"2025-09-16T17:34:40Z","timestamp":1758044080000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11007580\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,9]]},"references-count":74,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/jetcas.2025.3572003","relation":{},"ISSN":["2156-3357","2156-3365"],"issn-type":[{"type":"print","value":"2156-3357"},{"type":"electronic","value":"2156-3365"}],"subject":[],"published":{"date-parts":[[2025,9]]}}}