{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,4]],"date-time":"2026-04-04T01:49:22Z","timestamp":1775267362325,"version":"3.50.1"},"reference-count":45,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2025,9,1]],"date-time":"2025-09-01T00:00:00Z","timestamp":1756684800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,9,1]],"date-time":"2025-09-01T00:00:00Z","timestamp":1756684800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,9,1]],"date-time":"2025-09-01T00:00:00Z","timestamp":1756684800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000028","name":"Semiconductor Research Corporation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Emerg. Sel. Topics Circuits Syst."],"published-print":{"date-parts":[[2025,9]]},"DOI":"10.1109\/jetcas.2025.3595909","type":"journal-article","created":{"date-parts":[[2025,8,5]],"date-time":"2025-08-05T18:07:23Z","timestamp":1754417243000},"page":"458-468","source":"Crossref","is-referenced-by-count":1,"title":["Optimizing Thermal Performance in 2.5D Systems Using Embedded Isolators"],"prefix":"10.1109","volume":"15","author":[{"ORCID":"https:\/\/orcid.org\/0009-0009-8159-5483","authenticated-orcid":false,"given":"George","family":"Karfakis","sequence":"first","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of California at Los Angeles, Los Angeles, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Myriam","family":"Bouzidi","sequence":"additional","affiliation":[{"name":"George W. Woodruff School of Mechanical Engineering, Georgia Institute of Technology, Atlanta, GA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yunhyeok","family":"Im","sequence":"additional","affiliation":[{"name":"George W. Woodruff School of Mechanical Engineering, Georgia Institute of Technology, Atlanta, GA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Alexander","family":"Graening","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of California at Los Angeles, Los Angeles, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3398-183X","authenticated-orcid":false,"given":"Suresh K.","family":"Sitaraman","sequence":"additional","affiliation":[{"name":"George W. Woodruff School of Mechanical Engineering, Georgia Institute of Technology, Atlanta, GA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6188-1134","authenticated-orcid":false,"given":"Puneet","family":"Gupta","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of California at Los Angeles, Los Angeles, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","volume-title":"Intel Introduces Foveros: 3D Die Stacking for More Than Just Memory","year":"2018"},{"key":"ref2","volume-title":"NVIDIA Hopper H100","year":"2025"},{"key":"ref3","volume-title":"NVIDIA Blackwell B100","year":"2025"},{"key":"ref4","year":"2019","journal-title":"Heterogeneous Integration Roadmap 2019 Edition"},{"key":"ref5","volume-title":"High Bandwidth Memory DRAM (HBM3)","year":"2023"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.883925"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382591"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.23919\/date51398.2021.9474011"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ITherm55368.2023.10177572"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2005.122"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2006.77"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/1785481.1785505"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/STHERM.2012.6188864"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCPMT.2014.2364742"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/3DIC.2014.7152174"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCPMT.2023.3298378"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1115\/IPACK2024-141216"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ITherm55375.2024.10709471"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2016.243"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCPMT.2020.2994584"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1115\/HT2005-72663"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1021\/acsaenm.3c00766"},{"key":"ref23","volume-title":"Thermal Graphite","year":"2025"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/NEMO49486.2020.9343473"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ectc51909.2023.00069"},{"key":"ref26","volume-title":"WaferBOND HT-10.11 Material: Technical Data Sheet. Rolla (MO): Brewer Science","year":"2025"},{"key":"ref27","volume-title":"Ansys Icepak","year":"2024"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00047"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/3466752.3480063"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2020.2973991"},{"key":"ref31","volume-title":"DDR3 SDRAM Specification","year":"2012"},{"key":"ref32","volume-title":"High Bandwidth Memory DRAM (HBM1, HBM2)","year":"2021"},{"key":"ref33","volume-title":"High Bandwidth Memory (HBM2) Interface Intel FPGA IP User Guide","year":"2020"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.23919\/DATE54114.2022.9774743"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/3630012"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2022.3197698"},{"issue":"4","key":"ref37","doi-asserted-by":"crossref","first-page":"372","DOI":"10.14430\/arctic1262","article-title":"The basis of wind chill","volume":"48","author":"Osczevski","year":"1995","journal-title":"Arctic"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS57527.2023.00013"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.23919\/DATE51398.2021.9474024"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC32862.2020.00211"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/InPar.2012.6339595"},{"key":"ref42","volume-title":"DeepBench","author":"Narang","year":"2016"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1016\/j.energy.2018.01.053"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1007\/s10443-025-10308-6"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1201\/9781351112758"}],"container-title":["IEEE Journal on Emerging and Selected Topics in Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/5503868\/11164456\/11113276.pdf?arnumber=11113276","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,9,16]],"date-time":"2025-09-16T17:34:39Z","timestamp":1758044079000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11113276\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,9]]},"references-count":45,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/jetcas.2025.3595909","relation":{},"ISSN":["2156-3357","2156-3365"],"issn-type":[{"value":"2156-3357","type":"print"},{"value":"2156-3365","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,9]]}}}