{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,20]],"date-time":"2026-03-20T15:55:25Z","timestamp":1774022125874,"version":"3.50.1"},"reference-count":26,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"20","license":[{"start":{"date-parts":[[2024,10,15]],"date-time":"2024-10-15T00:00:00Z","timestamp":1728950400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2024,10,15]],"date-time":"2024-10-15T00:00:00Z","timestamp":1728950400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,10,15]],"date-time":"2024-10-15T00:00:00Z","timestamp":1728950400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001381","name":"National Research Foundation, Singapore, and Infocomm Media Development Authority under its Future Communications Research Development Programme","doi-asserted-by":"publisher","award":["FCP-NUSRG-2022-019"],"award-info":[{"award-number":["FCP-NUSRG-2022-019"]}],"id":[{"id":"10.13039\/501100001381","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Internet Things J."],"published-print":{"date-parts":[[2024,10,15]]},"DOI":"10.1109\/jiot.2024.3429109","type":"journal-article","created":{"date-parts":[[2024,7,16]],"date-time":"2024-07-16T17:32:12Z","timestamp":1721151132000},"page":"33406-33417","source":"Crossref","is-referenced-by-count":5,"title":["Runtime Self-Attestation of FPGA-Based IoT Devices"],"prefix":"10.1109","volume":"11","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-9498-0377","authenticated-orcid":false,"given":"Muhammad","family":"Usama","sequence":"first","affiliation":[{"name":"School of Computing, University of Nebraska–Lincoln, Lincoln, NE, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4629-7589","authenticated-orcid":false,"given":"Muhammad Naveed","family":"Aman","sequence":"additional","affiliation":[{"name":"School of Computing, University of Nebraska–Lincoln, Lincoln, NE, USA"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0084-4647","authenticated-orcid":false,"given":"Biplab","family":"Sikdar","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, National University of Singapore, Cluny Road, Singapore"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8714775"},{"key":"ref2","first-page":"1","article-title":"Application of partial reconfiguration of FPGAs in image processing","volume-title":"Proc. 6th Conf. Ph.D. Res. Microelectron. Electron.","author":"Raikovich"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"426","DOI":"10.1016\/j.vlsi.2016.01.004","article-title":"A survey of hardware trojan threat and defense","volume":"55","author":"Li","year":"2016","journal-title":"Integration"},{"issue":"8","key":"ref4","doi-asserted-by":"crossref","first-page":"7220","DOI":"10.1109\/JIOT.2020.2983655","article-title":"HAtt: Hybrid remote attestation for the Internet of Things with high availability","volume":"7","author":"Aman","year":"2020","journal-title":"IEEE Internet Things J."},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2591513.2591520"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/FDTC.2013.15"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2010.18"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2008.4629910"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TSMCC.2011.2106493"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/SCEECS.2014.6804444"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2010.44"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2008.4629951"},{"key":"ref13","doi-asserted-by":"crossref","first-page":"713","DOI":"10.34768\/amcs-2021-0049","article-title":"A hierarchy of finite state machines as a scenario player in interactive training of pilots in flight simulators","volume":"31","author":"Bach","year":"2021","journal-title":"Int. J. Appl. Math. Comput. Sci."},{"key":"ref14","volume-title":"AMD Adaptive Computing Documentation Portal","year":"2024"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC.2015.7314398"},{"key":"ref16","first-page":"102","article-title":"Secure boot from non-volatile memory for programmable SoC architectures","volume-title":"Proc. IEEE Int. Symp. Hardw. Orient. Security Trust (HOST)","author":"Streit"},{"key":"ref17","doi-asserted-by":"crossref","DOI":"10.1016\/j.micpro.2022.104467","article-title":"An analysis of FPGA configuration memory SEU accumulation and a preventative scrubbing technique","volume":"90","author":"Gear","year":"2022","journal-title":"Microprocess. Microsyst."},{"issue":"3","key":"ref18","doi-asserted-by":"crossref","first-page":"15","DOI":"10.3390\/cryptography2030015","article-title":"An autonomous, self-authenticating, and self-contained secure boot process for field-programmable gate arrays","volume":"2","author":"Owen","year":"2018","journal-title":"Cryptogr."},{"key":"ref19","first-page":"221","article-title":"Self-authenticating secure boot for FPGAs","volume-title":"Proc. IEEE Int. Symp. Hardw. Orient. Security Trust (HOST)","author":"Pocklassery"},{"issue":"8","key":"ref20","doi-asserted-by":"crossref","first-page":"1248","DOI":"10.1109\/JPROC.2014.2331672","article-title":"FPGA security: Motivations, features, and applications","volume":"102","author":"Trimberger","year":"2014","journal-title":"Proc. IEEE"},{"issue":"3","key":"ref21","doi-asserted-by":"crossref","first-page":"665","DOI":"10.1109\/TVLSI.2018.2879878","article-title":"Thwarting security threats from malicious FPGA tools with novel FPGA-oriented moving target defense","volume":"27","author":"Zhang","year":"2019","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"key":"ref22","first-page":"1","article-title":"Run-time power gating in hybrid ARM-FPGA devices","volume-title":"Proc. 24th Int. Conf. Field Program. Logic Appl. (FPL)","author":"Hosseinabady"},{"key":"ref23","first-page":"1","article-title":"An FPGA architecture supporting dynamically controlled power gating","volume-title":"Proc. Int. Conf. Field-Program. Technol.","author":"Bsoul"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/DSC47296.2019.8937558"},{"key":"ref25","article-title":"Remote attacks on FPGA hardware","author":"Gnad","year":"2020"},{"key":"ref26","first-page":"301","article-title":"SGX-FPGA: Trusted execution environment for CPU-FPGA heterogeneous architecture","volume-title":"Proc. 58th ACM\/IEEE Design Autom. Conf. (DAC)","author":"Xia"}],"container-title":["IEEE Internet of Things Journal"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/6488907\/10708965\/10599137.pdf?arnumber=10599137","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,9]],"date-time":"2025-05-09T18:02:06Z","timestamp":1746813726000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10599137\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,10,15]]},"references-count":26,"journal-issue":{"issue":"20"},"URL":"https:\/\/doi.org\/10.1109\/jiot.2024.3429109","relation":{},"ISSN":["2327-4662","2372-2541"],"issn-type":[{"value":"2327-4662","type":"electronic"},{"value":"2372-2541","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,10,15]]}}}