{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,3]],"date-time":"2026-06-03T15:42:08Z","timestamp":1780501328323,"version":"3.54.1"},"reference-count":93,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2009,1,1]],"date-time":"2009-01-01T00:00:00Z","timestamp":1230768000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Proc. IEEE"],"published-print":{"date-parts":[[2009,1]]},"DOI":"10.1109\/jproc.2008.2007458","type":"journal-article","created":{"date-parts":[[2009,3,5]],"date-time":"2009-03-05T23:48:05Z","timestamp":1236296885000},"page":"18-30","source":"Crossref","is-referenced-by-count":294,"title":["3-D Hyperintegration and Packaging Technologies for Micro-Nano Systems"],"prefix":"10.1109","volume":"97","author":[{"given":"Jian-Qiang","family":"Lu","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref73","article-title":"3d architecture for power delivery to microprocessors and asics","author":"lu","year":"2006","journal-title":"Proc 3rd Int Conf 3D Architect Semiconduct Integr Packag"},{"key":"ref72","first-page":"g6.8.1","volume":"833","author":"lu","year":"2004","journal-title":"Proc Symp Materials Integration and Packaging Issues for High-Frequency Devices II"},{"key":"ref71","first-page":"196","article-title":"wafer-level three-dimensional monolithic integration for intelligent wireless terminals","volume":"4","author":"gutmann","year":"2004","journal-title":"J Semicond Technol Sci"},{"key":"ref70","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2006.346980"},{"key":"ref76","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.59"},{"key":"ref77","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250680"},{"key":"ref74","doi-asserted-by":"publisher","DOI":"10.1109\/APEX.2007.357505"},{"key":"ref39","volume":"970","author":"matthias","year":"2007","journal-title":"Enabling Technologies for 3-D Integration"},{"key":"ref75","article-title":"cad tools for 3d system design","author":"mcilrath","year":"2006","journal-title":"Proc 3rd Int Conf 3D Architect Semiconduct Integr Packag"},{"key":"ref38","volume":"970","author":"kim","year":"2007","journal-title":"Enabling Technologies for 3-D Integration"},{"key":"ref78","doi-asserted-by":"publisher","DOI":"10.1145\/1148015.1148016"},{"key":"ref79","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2005.1560164"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2000.904284"},{"key":"ref32","doi-asserted-by":"crossref","first-page":"160","DOI":"10.1109\/IITC.2001.930046","article-title":"interchip via technology for vertical system integration","author":"ramm","year":"2001","journal-title":"Proc IEEE Int Interconnect Technol Conf 2001 (IITC 2001)"},{"key":"ref31","volume":"970","author":"morrow","year":"2007","journal-title":"Enabling Technologies for 3-D Integration"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2006.873424"},{"key":"ref37","volume":"970","author":"pozder","year":"2007","journal-title":"Enabling Technologies for 3-D Integration"},{"key":"ref36","volume":"970","author":"de moor","year":"2007","journal-title":"Enabling Technologies for 3-D Integration"},{"key":"ref35","volume":"970","author":"charlet","year":"2007","journal-title":"Enabling Technologies for 3-D Integration"},{"key":"ref34","volume":"970","author":"bonkohara","year":"2007","journal-title":"Enabling Technologies for 3-D Integration"},{"key":"ref60","doi-asserted-by":"publisher","DOI":"10.1109\/IITC.2006.1648688"},{"key":"ref62","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.858346"},{"key":"ref61","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.134"},{"key":"ref63","article-title":"new directions in performanceemerging 3d integration technologies","author":"bernstein","year":"2006","journal-title":"Keynote Address 23rd Int VLSI Multilevel Interconnect (VMIC) Conf"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1063\/1.1521240"},{"key":"ref64","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2004.1347939"},{"key":"ref27","first-page":"124","article-title":"three-dimensional integration with copper wafer bonding","author":"fan","year":"2001","journal-title":"Proc Electrochem Soc ULSI Process Integr Symp"},{"key":"ref65","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.18"},{"key":"ref66","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2006.1693742"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2006.873612"},{"key":"ref67","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.136"},{"key":"ref68","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.150"},{"key":"ref69","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.810003"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2006.346835"},{"key":"ref1","first-page":"25","article-title":"3d integration: why, what, who, when?","author":"lu","year":"2007","journal-title":"Future Fab Int"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/IITC.2004.1345704"},{"key":"ref22","first-page":"515","article-title":"3-d integration using wafer bonding","volume":"v16","author":"l","year":"2001","journal-title":"Proc Adv Metal Conf 2000 (AMC 2000)"},{"key":"ref21","doi-asserted-by":"crossref","first-page":"219","DOI":"10.1109\/IITC.2001.930066","article-title":"stacked chip-to-chip interconnections using wafer bonding technology with dielectric bonding glues","author":"lu","year":"2001","journal-title":"Proc 2001 IEEE Int Interconnect Technol Conf (IITC 2001)"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2002.1175992"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2006.346785"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2006.882043"},{"key":"ref25","first-page":"268","article-title":"three-dimensional integrated circuits for low-power, high-bandwidth systems on a chip","author":"burns","year":"2001","journal-title":"Proc 2001 IEEE Int Solid-State Circuits Conf (ISSCC 2001)"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1063\/1.2338574"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1149\/1.2388851"},{"key":"ref93","first-page":"154","article-title":"a global interconnect design window for a three-dimensional system-on-a-chip","author":"joyner","year":"2001","journal-title":"Tech Dig IEEE Int Electron Devices Meeting (2001 IEDM)"},{"key":"ref92","doi-asserted-by":"publisher","DOI":"10.1109\/16.711358"},{"key":"ref91","article-title":"package-on-package: the story behind this industry hit","author":"smith","year":"2007","journal-title":"Semicond Int Mag"},{"key":"ref90","first-page":"98","article-title":"an 80-tile 1.28 tflops network-on-chip in 65 nm cmos","author":"vangal","year":"2007","journal-title":"Proc 2007 IEEE Int Solid-State Circuit Conf (ISSCC 2007)"},{"key":"ref59","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.138"},{"key":"ref58","doi-asserted-by":"publisher","DOI":"10.1145\/981066.981091"},{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.1109\/IITC.2002.1014915"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2001.979560"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1147\/rd.462.0245"},{"key":"ref54","article-title":"via-first inter-wafer vertical interconnects utilizing wafer-bonding of damascene-patterned metal\/adhesive redistribution layers","author":"lu","year":"2006","journal-title":"3D Packag Workshop IMAPS Device Packag Conf"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2006.346786"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1016\/j.mee.2005.07.052"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/5.929647"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2003.1234303"},{"key":"ref40","article-title":"neo-stacking technology","volume":"2","author":"gann","year":"1999","journal-title":"High Density Interconnect Mag"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2004.1345495"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2006.346902"},{"key":"ref14","year":"2008","journal-title":"Handbook of 3D Integration Technology and Applications of 3D Integrated Circuits"},{"key":"ref15","first-page":"386","author":"lu","year":"2005","journal-title":"Materials for Information Technology Devices Interconnects and Packaging"},{"key":"ref82","doi-asserted-by":"crossref","first-page":"315","DOI":"10.1109\/ISSCC.2006.1696062","article-title":"a dual-core multi-threaded xeon(r) processor with 16 mb l3 cache","author":"rusu","year":"2006","journal-title":"Proc 2006 IEEE Int Solid-State Circuits Conf (ISSCC 2006)"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2005.1441287"},{"key":"ref81","doi-asserted-by":"publisher","DOI":"10.1109\/TSM.2006.883587"},{"key":"ref17","volume":"970","author":"gutmann","year":"2007","journal-title":"Enabling Technologies for 3-D Integration"},{"key":"ref84","first-page":"12f","article-title":"testing challenges of a multicore microprocessor","volume":"46","author":"bushard","year":"2007","journal-title":"Eval Eng"},{"key":"ref18","first-page":"74","article-title":"evaluation procedures for wafer bonding and thinning of interconnect test structures for 3d ics","author":"lu","year":"2003","journal-title":"Proc 2003 IEEE Int Interconnect Technol Conf (IITC 2003)"},{"key":"ref83","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.885041"},{"key":"ref19","first-page":"19","article-title":"a wafer-level 3d ic technology platform","author":"gutmann","year":"2003","journal-title":"Proc Adv Metal Conf 2003 (AMC 2003)"},{"key":"ref80","doi-asserted-by":"crossref","first-page":"780","DOI":"10.1109\/ASPDAC.2007.358084","article-title":"thermal-aware 3d ic placement via transformation","author":"cong","year":"2007","journal-title":"Proc 12th Asia South Pacific Design Autom Conf (ASP-DAC 2007)"},{"key":"ref89","year":"2005","journal-title":"International Technology Roadmap for Semiconductors"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2007.373977"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/EPTC.2009.5416412"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1116\/1.1864012"},{"key":"ref5","article-title":"the next generation package technology for higher performance and smaller systems","author":"lee","year":"2006","journal-title":"Proc 3rd Int Conf 3D Architect Semiconduct Integr Packag"},{"key":"ref85","article-title":"turn down the heat please","author":"sperling","year":"2006","journal-title":"Tom Reeves IBM VP Interviews Electron News"},{"key":"ref8","article-title":"3d technology: early market opportunities","author":"markunas","year":"2005","journal-title":"Proc 3D Architect Semicond Integr Packag"},{"key":"ref86","article-title":"3d design and cad challenges","author":"puri","year":"2007","journal-title":"SEMATECH Workshop Thermal Design Issues 3-D ICs"},{"key":"ref7","article-title":"3d stacked lsi interconection by cu-vias & 3d system integration","author":"bonkohara","year":"2004","journal-title":"Proc 3D Architect Semicond Integr Packag"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1149\/1.2172551"},{"key":"ref87","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2005.862693"},{"key":"ref88","doi-asserted-by":"publisher","DOI":"10.1115\/1.1839582"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1143\/JJAP.43.L829"},{"key":"ref46","first-page":"914-f10-05","volume":"914","author":"lee","year":"2006","journal-title":"Materials Technology and Reliability of Low-k Dielectrics and Copper Interconnects"},{"key":"ref45","first-page":"45","article-title":"processing of inter-wafer vertical interconnects in 3d ics","volume":"v18","author":"lu","year":"2003","journal-title":"Proc Adv Metal Conf 2002 (AMC 2002)"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1149\/1.1869252"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1063\/1.2168512"},{"key":"ref42","article-title":"bond interconnect (dbi)technology for scalable 3d socs","author":"enquist","year":"2006","journal-title":"Proc 3rd Int Conf 3D Architect Semiconduct Integr Packag"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2006.1645680"},{"key":"ref44","first-page":"f6.10.1","volume":"812","author":"wimplinger","year":"2004","journal-title":"MRS Proc Materials Technology Reliability for Advanced Interconnects Low-k Dielectrics"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/IITC.2002.1014893"}],"container-title":["Proceedings of the IEEE"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5\/4796865\/04796284.pdf?arnumber=4796284","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T00:00:41Z","timestamp":1633910441000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4796284\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,1]]},"references-count":93,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/jproc.2008.2007458","relation":{},"ISSN":["0018-9219"],"issn-type":[{"value":"0018-9219","type":"print"}],"subject":[],"published":{"date-parts":[[2009,1]]}}}