{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,9]],"date-time":"2026-03-09T13:08:34Z","timestamp":1773061714033,"version":"3.50.1"},"reference-count":14,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2009,1,1]],"date-time":"2009-01-01T00:00:00Z","timestamp":1230768000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Proc. IEEE"],"published-print":{"date-parts":[[2009,1]]},"DOI":"10.1109\/jproc.2008.2007460","type":"journal-article","created":{"date-parts":[[2009,3,5]],"date-time":"2009-03-05T23:48:05Z","timestamp":1236296885000},"page":"31-42","source":"Crossref","is-referenced-by-count":42,"title":["3-D Stacked Package Technology and Trends"],"prefix":"10.1109","volume":"97","author":[{"given":"Flynn P.","family":"Carson","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Young Cheol","family":"Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"In Sang","family":"Yoon","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","year":"2005","journal-title":"High temperature package warpage measurement methodology"},{"key":"ref11","article-title":"design feature: packaging stacked memory","author":"sempek","year":"2005","journal-title":"Electron Design News"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2007.373879"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2008.4550091"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2007.373982"},{"key":"ref4","year":"2007","journal-title":"StandardInternal Stacking Module Land Grid Array Packages With External Interconnect Terminals (ISM) Item 11 2-699(S)"},{"key":"ref3","year":"2007","journal-title":"Fine-Pitch Square Ball Grid Array (FBGA) Package-on-Package (PoP)"},{"key":"ref6","year":"2007","journal-title":"Moisture\/reflow sensitivity classification for nonhermetic solid state surface mount devices"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2007.373978"},{"key":"ref8","article-title":"pop developments and trends","author":"carson","year":"2006","journal-title":"Proc 2006 IMAPs Device Packag Conf"},{"key":"ref7","year":"2003","journal-title":"Board Level Drop Test Method of Components for Handheld Electronic Products"},{"key":"ref2","year":"2007","journal-title":"Package-on-Package (PoP) and Internal Stacked Module (ISM) (Top Package 12 12 mm 65 mm Ball Pitch 16F\/N Admux 16 DRAM Option BA and 16NAND 16 F\/D DDR Option BB Multibus )"},{"key":"ref1","first-page":"38","volume":"8","year":"2008","journal-title":"The Week"},{"key":"ref9","article-title":"package on package warpageimpact on surface mount yields and board level reliability","author":"vijayaragavan","year":"0","journal-title":"Proc 58th IEEE ECTC"}],"container-title":["Proceedings of the IEEE"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5\/4796865\/04796285.pdf?arnumber=4796285","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T00:00:41Z","timestamp":1633910441000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4796285\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,1]]},"references-count":14,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/jproc.2008.2007460","relation":{},"ISSN":["0018-9219"],"issn-type":[{"value":"0018-9219","type":"print"}],"subject":[],"published":{"date-parts":[[2009,1]]}}}