{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,22]],"date-time":"2026-01-22T05:15:52Z","timestamp":1769058952783,"version":"3.49.0"},"reference-count":34,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2009,1,1]],"date-time":"2009-01-01T00:00:00Z","timestamp":1230768000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Proc. IEEE"],"published-print":{"date-parts":[[2009,1]]},"DOI":"10.1109\/jproc.2008.2007463","type":"journal-article","created":{"date-parts":[[2009,3,5]],"date-time":"2009-03-05T23:48:05Z","timestamp":1236296885000},"page":"49-59","source":"Crossref","is-referenced-by-count":280,"title":["High-Density Through Silicon Vias for 3-D LSIs"],"prefix":"10.1109","volume":"97","author":[{"given":"Mitsumasa","family":"Koyanagi","sequence":"first","affiliation":[]},{"given":"Takafumi","family":"Fukushima","sequence":"additional","affiliation":[]},{"given":"Tetsu","family":"Tanaka","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2000.904284"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1143\/JJAP.39.2473"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.1999.824289"},{"key":"ref30","first-page":"2655","article-title":"evaluation of shared dram for parallel processor system with shared memory","volume":"e81 a","author":"kurino","year":"1998","journal-title":"IEICE Trans Fund Electron Commun Comput Sci"},{"key":"ref34","first-page":"186","article-title":"three-dimensional processor system fabricated by wafer stacking technology","author":"ono","year":"2002","journal-title":"Proc Int Symp on Low-Power and High-Speed Chips (Cool Chips)"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2005.1609347"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2006.882043"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2006.884079"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2007.4419119"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/MFI.1996.572322"},{"key":"ref15","first-page":"636","article-title":"neuromorphic analog circuits for three-dimensional stacked vision chip","author":"nakagawa","year":"2000","journal-title":"Proc Int Conf Neural Inf Process"},{"key":"ref16","first-page":"270","article-title":"neuromorphic vision chip fabricated using three-dimensional integration technology","author":"koyanagi","year":"2001","journal-title":"Proc IEEE Int Solid State Circuits Conf"},{"key":"ref17","first-page":"1717","article-title":"biologically inspired vision chip with three dimensional structure","volume":"e84 c","author":"kurino","year":"2001","journal-title":"IEICE Trans Electron"},{"key":"ref18","first-page":"372","article-title":"parallel image processing field programmable gate array for real time image processing system","author":"sugimura","year":"2003","journal-title":"Proc IEEE Int Conf Field-Program Technol (ICFPT)"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1143\/JJAP.43.1685"},{"key":"ref28","first-page":"482","article-title":"tungsten through-si via (tsv) technology for three-dimensional lsis","author":"kikuchi","year":"2007","journal-title":"Extended Abstr Int Conf Solid State Devices Mater"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/IITC.2001.930046"},{"key":"ref27","first-page":"34","article-title":"filling of tungsten into deep trench using time-modulation cvd method","author":"igarashi","year":"2001","journal-title":"Extended Abstr Int Conf Solid State Devices Mater"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/5.915376"},{"key":"ref6","first-page":"784","article-title":"three dimensional integration technology using bulk wafers bonding technique","author":"nakamura","year":"2002","journal-title":"Abstr Int Semicond Technol Conf (ISTC)"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.1998.669491"},{"key":"ref5","first-page":"268","article-title":"three-dimensional integrated circuits for low-power, high-bandwidth systems on a chip","author":"burns","year":"2001","journal-title":"Proc IEEE Int Solid State Circuits Conf"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"74","DOI":"10.1109\/IITC.2003.1219717","article-title":"evaluation procedures for wafer bonding and thinning of interconnect test structure for 3d ics","author":"lu","year":"2003","journal-title":"Proc IEEE Int Interconnect Technol Conf (IITC)"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2002.1175992"},{"key":"ref2","first-page":"422","article-title":"progress of three-dimensional integration technology","author":"koyanagi","year":"2000","journal-title":"Extended Abstr Int Conf Solid State Devices Mater"},{"key":"ref9","first-page":"98","article-title":"wafer level three dimensional lsi technology","author":"kurino","year":"2004","journal-title":"Proc Int VLSI Multilevel Interconnection Conf"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/40.710867"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ESSDER.2006.307704"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1143\/JJAP.28.L2305"},{"key":"ref21","first-page":"50","article-title":"roadblocks in achieving three-dimensional lsi","author":"koyanagi","year":"1989","journal-title":"Proc 8th Symp Future Electron Devices"},{"key":"ref24","first-page":"327","article-title":"a novel fabrication technology for optically interconnected three-dimensional lsi by wafer aligning and bonding technique","author":"takata","year":"1991","journal-title":"Proc Int Semicond Device Res Symp"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/4.50292"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1143\/JJAP.37.1217"},{"key":"ref25","first-page":"1073","article-title":"three-dimensional integration technology based on wafer bonding technique using micro-bumps","author":"matsumoto","year":"1995","journal-title":"Extended Abstr Int Conf Solid State Devices Mater"}],"container-title":["Proceedings of the IEEE"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5\/4796865\/04796288.pdf?arnumber=4796288","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T00:00:41Z","timestamp":1633910441000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4796288\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,1]]},"references-count":34,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/jproc.2008.2007463","relation":{},"ISSN":["0018-9219"],"issn-type":[{"value":"0018-9219","type":"print"}],"subject":[],"published":{"date-parts":[[2009,1]]}}}