{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,21]],"date-time":"2026-02-21T19:33:56Z","timestamp":1771702436789,"version":"3.50.1"},"reference-count":39,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2009,1,1]],"date-time":"2009-01-01T00:00:00Z","timestamp":1230768000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Proc. IEEE"],"published-print":{"date-parts":[[2009,1]]},"DOI":"10.1109\/jproc.2008.2007472","type":"journal-article","created":{"date-parts":[[2009,3,5]],"date-time":"2009-03-05T23:48:05Z","timestamp":1236296885000},"page":"108-122","source":"Crossref","is-referenced-by-count":48,"title":["Mitigating Memory Wall Effects in High-Clock-Rate and Multicore CMOS 3-D Processor Memory Stacks"],"prefix":"10.1109","volume":"97","author":[{"given":"Philip","family":"Jacob","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Aamir","family":"Zia","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Okan","family":"Erdogan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Paul M.","family":"Belemjian","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jin-Woo","family":"Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Michael","family":"Chu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Russell P.","family":"Kraft","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"John F.","family":"McDonald","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kerry","family":"Bernstein","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","author":"mcdonald","year":"0","journal-title":"Three dimensional face-to-face integration assembly"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/ASMC.2004.1309576"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.150"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2005.1493930"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2005.35"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373605"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/4.148323"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.136"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/1148015.1148016"},{"key":"ref34","first-page":"8","article-title":"new dimensions in performance","author":"bernstein","year":"2006","journal-title":"Proc EDA Tech Forum"},{"key":"ref10","first-page":"442","article-title":"design and fabrication of damascene patterned interconnections for face-to-face wafer bonded 3d-stacked ic test structures","author":"lu","year":"2001","journal-title":"Proc 2001 18th VLSI Multilayer Interconnect Conf (MIC '01)"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/1168857.1168873"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.18"},{"key":"ref13","article-title":"integration challenges and tradeoffs for tera-scale architectures","volume":"11","author":"azmi","year":"2007","journal-title":"Intel Technol J"},{"key":"ref14","author":"edler","year":"0","journal-title":"Dinero IV Trace-Driven Uniprocessor Cache Simulator"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/2.982917"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/2.982915"},{"key":"ref17","first-page":"774","article-title":"rsim x86: a cost-effective performance simulator","author":"fernandez","year":"2005","journal-title":"Proc 19th Eur Conf Model Simul"},{"key":"ref18","author":"philhower","year":"1993","journal-title":"Spartan RISC architecture for yield-limited technology"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2005.1430554"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2007.250620"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/216585.216588"},{"key":"ref27","first-page":"35","article-title":"semiconductor on diamond (sod) for system on chip (soc) architectures","author":"sung","year":"2006","journal-title":"Proc VMIC Conf"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2006.873612"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/4.509850"},{"key":"ref29","doi-asserted-by":"crossref","first-page":"534","DOI":"10.1016\/j.mee.2005.07.053","author":"zhang","year":"2005","journal-title":"Microelectronic Engineering"},{"key":"ref5","author":"hennessy","year":"2002","journal-title":"Computer ArchitectureA Quantitative Approach"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.134"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/DODUGC.2005.51"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/16.661220"},{"key":"ref9","first-page":"519","article-title":"three dimesional cache design exploration using 3dcacti","author":"tsai","year":"0","journal-title":"Proc IEEE Int Conf Comput Design (ICCD'05)"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.151"},{"key":"ref20","author":"cressler","year":"2006","journal-title":"Silicon Heterostructure Handbook"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2006.882043"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2005.852548"},{"key":"ref24","first-page":"991","article-title":"a thermally aware performance analysis of vertically integrated (3-d) processor memory hierarchy","author":"loi","year":"2006","journal-title":"Proc ACM IEEE Design Autom Conf"},{"key":"ref23","article-title":"validity of the singleprocessor approach to achieving large scale computing capabilities","author":"amdahl","year":"1967","journal-title":"Proc AFIPS Conf"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TCAPT.2002.800599"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/1127908.1127915"}],"container-title":["Proceedings of the IEEE"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5\/4796865\/04796238.pdf?arnumber=4796238","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T00:00:41Z","timestamp":1633910441000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4796238\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,1]]},"references-count":39,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/jproc.2008.2007472","relation":{},"ISSN":["0018-9219"],"issn-type":[{"value":"0018-9219","type":"print"}],"subject":[],"published":{"date-parts":[[2009,1]]}}}