{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,7,5]],"date-time":"2024-07-05T09:19:41Z","timestamp":1720171181605},"reference-count":27,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2010,2,1]],"date-time":"2010-02-01T00:00:00Z","timestamp":1264982400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Proc. IEEE"],"published-print":{"date-parts":[[2010,2]]},"DOI":"10.1109\/jproc.2009.2034684","type":"journal-article","created":{"date-parts":[[2010,1,26]],"date-time":"2010-01-26T17:31:14Z","timestamp":1264527074000},"page":"144-159","source":"Crossref","is-referenced-by-count":33,"title":["SmartReflex Power and Performance Management Technologies for 90 nm, 65 nm, and 45 nm Mobile Application Processors"],"prefix":"10.1109","volume":"98","author":[{"given":"G.","family":"Gammie","sequence":"first","affiliation":[]},{"given":"A.","family":"Wang","sequence":"additional","affiliation":[]},{"given":"H.","family":"Mair","sequence":"additional","affiliation":[]},{"given":"R.","family":"Lagerquist","sequence":"additional","affiliation":[]},{"family":"Minh Chau","sequence":"additional","affiliation":[]},{"given":"P.","family":"Royannez","sequence":"additional","affiliation":[]},{"given":"S.","family":"Gururajarao","sequence":"additional","affiliation":[]},{"family":"Uming Ko","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2006.1705386"},{"key":"ref11","first-page":"294","article-title":"a dynamic voltage scaled system","author":"burd","year":"2000","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2007170"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1990.110213"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.1996.507753"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/4.953485"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2004.1345365"},{"key":"ref17","year":"0"},{"key":"ref18","first-page":"262","article-title":"a 65 nm c64x+tm multi-core dsp platform for communications infrastructure","author":"agarwala","year":"2007","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373409"},{"key":"ref4","author":"carlson","year":"2008","journal-title":"SmartReflex Power and Performance Management Technologies Reduced Power Consumption Optimized Performance"},{"key":"ref27","first-page":"20","article-title":"open upf\/ieeep1801 standard roadmap","author":"biggs","year":"2008","journal-title":"Portable Design Magazine"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2008.4523155"},{"key":"ref6","first-page":"45","author":"keating","year":"2007","journal-title":"Low Power Methodology Manual"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ASIC.1993.410836"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.885041"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2003.1231828"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2007.4342728"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/4.400426"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2005.1493907"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2001.945402"},{"key":"ref22","doi-asserted-by":"crossref","first-page":"148","DOI":"10.1145\/545214.545232","article-title":"drowsy caches: simple techniques for reducing leakage power","author":"flautner","year":"2002","journal-title":"Proc Int Symp Comput Archit"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1996.542322"},{"key":"ref24","year":"2007","journal-title":"Unified Power Format Standard (UPF) Version 1 0"},{"key":"ref23","article-title":"texas instruments 45-nm chip manufacturing process doubles output per wafer, lowers power and boosts performance","year":"2006","journal-title":"eTech Innovations"},{"key":"ref26","year":"2009","journal-title":"IEEE 18012009 Standard for Design and Verification of Low Power Integrated Circuits"},{"key":"ref25","article-title":"the birth of a standard: unified power format (upf)for low power design intent","author":"peterman","year":"2007","journal-title":"Low Power ICs Workshop Design Automation Conference"}],"container-title":["Proceedings of the IEEE"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5\/5395752\/05395769.pdf?arnumber=5395769","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T01:00:07Z","timestamp":1633914007000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5395769\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,2]]},"references-count":27,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/jproc.2009.2034684","relation":{},"ISSN":["0018-9219","1558-2256"],"issn-type":[{"value":"0018-9219","type":"print"},{"value":"1558-2256","type":"electronic"}],"subject":[],"published":{"date-parts":[[2010,2]]}}}