{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,27]],"date-time":"2026-03-27T23:22:46Z","timestamp":1774653766663,"version":"3.50.1"},"reference-count":66,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2010,2,1]],"date-time":"2010-02-01T00:00:00Z","timestamp":1264982400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Proc. IEEE"],"published-print":{"date-parts":[[2010,2]]},"DOI":"10.1109\/jproc.2009.2035451","type":"journal-article","created":{"date-parts":[[2010,1,26]],"date-time":"2010-01-26T17:31:14Z","timestamp":1264527074000},"page":"215-236","source":"Crossref","is-referenced-by-count":164,"title":["Practical Strategies for Power-Efficient Computing Technologies"],"prefix":"10.1109","volume":"98","author":[{"given":"L.","family":"Chang","sequence":"first","affiliation":[]},{"given":"D.J.","family":"Frank","sequence":"additional","affiliation":[]},{"given":"R.K.","family":"Montoye","sequence":"additional","affiliation":[]},{"given":"S.J.","family":"Koester","sequence":"additional","affiliation":[]},{"given":"B.L.","family":"Ji","sequence":"additional","affiliation":[]},{"given":"P.W.","family":"Coteus","sequence":"additional","affiliation":[]},{"given":"R.H.","family":"Dennard","sequence":"additional","affiliation":[]},{"given":"W.","family":"Haensch","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","first-page":"182","article-title":"a 10 gb\/s compact low-power serial i\/o with dfe-iir equalization in 65 nm cmos","author":"liu","year":"2009","journal-title":"Proc IEEE Int Solid-State Circuits Conf (ISSCC)"},{"key":"ref38","first-page":"440","article-title":"a 14 mw 6.25 gb\/s transceiver in 90 nm cmos for serial chip-to-chip communications","author":"palmer","year":"2007","journal-title":"Proc IEEE Int Solid-State Circuits Conf (ISSCC)"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.822773"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/4.52187"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2008.4588544"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2008.4796661"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2008.5388558"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2008.5388565"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2005.843494"},{"key":"ref34","article-title":"a 0.127<ref_formula><tex notation=\"tex\">$\\mu{\\rm m}^{2}$<\/tex><\/ref_formula> high performance 65 nm soi-based embedded dram for on-processor applications","author":"wang","year":"2006","journal-title":"IEDM Tech Dig"},{"key":"ref60","doi-asserted-by":"publisher","DOI":"10.1145\/224081.224116"},{"key":"ref62","first-page":"173","article-title":"practical considerations of clock-powered logic","author":"athas","year":"2000","journal-title":"Proc of International Workshop on Low Power Design"},{"key":"ref61","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.1996.547542"},{"key":"ref63","doi-asserted-by":"publisher","DOI":"10.1147\/rd.53.0183"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2007.4342741"},{"key":"ref64","doi-asserted-by":"publisher","DOI":"10.1147\/rd.176.0525"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.908005"},{"key":"ref65","doi-asserted-by":"publisher","DOI":"10.1145\/1062261.1062324"},{"key":"ref66","doi-asserted-by":"publisher","DOI":"10.1147\/rd.523.0225"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2003.818336"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1974.1050511"},{"key":"ref1","first-page":"11","article-title":"progress in digital integrated electronics","author":"moore","year":"1975","journal-title":"1975 International Electron Devices Meeting"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/55.720194"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373424"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1975.1050600"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2006.1705286"},{"key":"ref23","first-page":"292","article-title":"a transregional cmos sram with single, logic<ref_formula><tex notation=\"tex\">${\\rm v}_{\\rm dd}$ <\/tex><\/ref_formula> and dynamic power rails","author":"bhavnagarwala","year":"2004","journal-title":"Proc Symp VLSI Circuits Dig"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.917509"},{"key":"ref25","first-page":"15","article-title":"an sram design in 65 nm and 45 nm technology nodes featuring read and write-assist circuits to expand operating voltage","author":"pilo","year":"2006","journal-title":"Symp VLSI Circuits Dig"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2002.1175835"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2008.4796643"},{"key":"ref59","first-page":"183","article-title":"adiabatic computing with the 2n-2n2d logic family","author":"denker","year":"1994","journal-title":"Proc Int Workshop Low Power Design"},{"key":"ref58","first-page":"93","article-title":"the case for reversible computation","author":"solomon","year":"1994","journal-title":"Proc Int Workshop Low Power Design"},{"key":"ref57","first-page":"234","article-title":"practical implementation of charge recovering asymptotically zero power cmos","author":"younis","year":"1993","journal-title":"Proc 1993 Symp Integr Syst"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1109\/PHYCMP.1992.615554"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1109\/PHYCMP.1992.615549"},{"key":"ref54","first-page":"1","article-title":"hot-clock nmos","author":"seitz","year":"1985","journal-title":"Proc 1985 Chapel Hill Conf VLSI"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2008.2000970"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2007.901273"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/T-ED.1984.21550"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1147\/rd.462.0169"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2031021"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1016\/j.sse.2007.02.004"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1147\/rd.504.0419"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/VTSA.2005.1497065"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2002.146731"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/1465482.1465560"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/42411.42415"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/4.604077"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1147\/rd.504.0469"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/4.126534"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/5.915374"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/5.371970"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.1994.573184"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2003.1234225"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2004.1332629"},{"key":"ref49","doi-asserted-by":"crossref","first-page":"405","DOI":"10.1021\/nl071804g","article-title":"use of negative capacitance to provide voltage amplification for low power nanoscale devices","volume":"8","author":"salahuddin","year":"2008","journal-title":"Nanoletters"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1393921.1393956"},{"key":"ref46","year":"0","journal-title":"The Green500 list"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1147\/rd.521.0199"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/16.568045"},{"key":"ref47","year":"0","journal-title":"TOP500 Supercomputing Sites"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/5.867687"},{"key":"ref41","first-page":"368","article-title":"a 78 mw 11.1 gb\/s 5-tap dfe receiver with digitally calibrated current-integrating summers in 65 nm cmos","author":"bulzacchelli","year":"2009","journal-title":"Proc IEEE Int Solid-State Circuits Conf (ISSCC)"},{"key":"ref44","article-title":"blue gene","volume":"49","year":"2005","journal-title":"IBM J Res Dev"},{"key":"ref43","year":"0"}],"container-title":["Proceedings of the IEEE"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5\/5395752\/05395765.pdf?arnumber=5395765","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T01:00:33Z","timestamp":1633914033000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5395765\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,2]]},"references-count":66,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/jproc.2009.2035451","relation":{},"ISSN":["0018-9219","1558-2256"],"issn-type":[{"value":"0018-9219","type":"print"},{"value":"1558-2256","type":"electronic"}],"subject":[],"published":{"date-parts":[[2010,2]]}}}