{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,20]],"date-time":"2026-02-20T18:46:27Z","timestamp":1771613187580,"version":"3.50.1"},"reference-count":32,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2012,6,1]],"date-time":"2012-06-01T00:00:00Z","timestamp":1338508800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Proc. IEEE"],"published-print":{"date-parts":[[2012,6]]},"DOI":"10.1109\/jproc.2011.2167489","type":"journal-article","created":{"date-parts":[[2011,10,24]],"date-time":"2011-10-24T19:34:11Z","timestamp":1319484851000},"page":"2033-2049","source":"Crossref","is-referenced-by-count":107,"title":["Leveraging Memristive Systems in the Construction of Digital Logic Circuits"],"prefix":"10.1109","volume":"100","author":[{"given":"Garrett S.","family":"Rose","sequence":"first","affiliation":[]},{"given":"Jeyavijayan","family":"Rajendran","sequence":"additional","affiliation":[]},{"given":"Harika","family":"Manem","sequence":"additional","affiliation":[]},{"given":"Ramesh","family":"Karri","sequence":"additional","affiliation":[]},{"given":"Robinson E.","family":"Pino","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref32","first-page":"695","article-title":"A neutral netlist of 10 combinational benchmark circuits and a target translator in FORTRAN","author":"brglez","year":"1985","journal-title":"Proc IEEE Int Symp Circuits Syst"},{"key":"ref31","article-title":"An energy-efficient memristive threshold logic circuit","author":"rajendran","year":"2011","journal-title":"IEEE Trans Comput"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/18\/3\/035204"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687491"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/CNNA.2010.5430320"},{"key":"ref12","doi-asserted-by":"crossref","first-page":"3640","DOI":"10.1021\/nl901874j","article-title":"Memristor-CMOS hybrid integrated circuits for reconfigurable logic","author":"xia","year":"2009","journal-title":"Nano Lett"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2010.5537010"},{"key":"ref14","article-title":"Memristors","author":"chua","year":"2008","journal-title":"Proc Memristor Memristive Syst Symp"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1007\/s00339-008-4975-3"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/NANO.2002.1032256"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1021\/ja0114456"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2007.907860"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TNN.2003.816365"},{"key":"ref28","author":"muroga","year":"1971","journal-title":"Threshold Logic and Its Applications"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCT.1971.1083337"},{"key":"ref27","first-page":"725","article-title":"NDR based threshold logic fabric with memristive synapses","author":"rajendran","year":"2009","journal-title":"Proc IEEE Conf Nanotechnol"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2009.5117686"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1088\/0143-0807\/30\/4\/001"},{"key":"ref29","year":"0","journal-title":"Berkeley SIS"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1038\/nature06932"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/NANOARCH.2008.4585796"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1021\/nl904092h"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2003.808508"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/CNNA.2010.5430304"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/16\/6\/045"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1269003"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/1127908.1127912"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TEC.1960.5221600"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2001.937446"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/5.573739"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2003.820804"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/NANO.2003.1231818"}],"container-title":["Proceedings of the IEEE"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5\/6198299\/06058571.pdf?arnumber=6058571","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:46:58Z","timestamp":1633909618000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6058571\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,6]]},"references-count":32,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/jproc.2011.2167489","relation":{},"ISSN":["0018-9219","1558-2256"],"issn-type":[{"value":"0018-9219","type":"print"},{"value":"1558-2256","type":"electronic"}],"subject":[],"published":{"date-parts":[[2012,6]]}}}