{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,18]],"date-time":"2026-06-18T17:50:44Z","timestamp":1781805044846,"version":"3.54.5"},"reference-count":76,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2014,5,1]],"date-time":"2014-05-01T00:00:00Z","timestamp":1398902400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"National Institutes of Health Director's Pioneer Award","award":["DPI-OD000965"],"award-info":[{"award-number":["DPI-OD000965"]}]},{"name":"Transformative Research Award","award":["R01NS076460"],"award-info":[{"award-number":["R01NS076460"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Proc. IEEE"],"published-print":{"date-parts":[[2014,5]]},"DOI":"10.1109\/jproc.2014.2313565","type":"journal-article","created":{"date-parts":[[2014,4,24]],"date-time":"2014-04-24T18:03:38Z","timestamp":1398362618000},"page":"699-716","source":"Crossref","is-referenced-by-count":1093,"title":["Neurogrid: A Mixed-Analog-Digital Multichip System for Large-Scale Neural Simulations"],"prefix":"10.1109","volume":"102","author":[{"given":"Ben Varkey","family":"Benjamin","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Peiran","family":"Gao","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Emmett","family":"McQuinn","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Swadesh","family":"Choudhary","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Anand R.","family":"Chandrasekaran","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jean-Marie","family":"Bussat","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Rodrigo","family":"Alvarez-Icaza","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"John V.","family":"Arthur","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Paul A.","family":"Merolla","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Kwabena","family":"Boahen","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref73","doi-asserted-by":"publisher","DOI":"10.1109\/TBCAS.2012.2197858"},{"key":"ref72","first-page":"75","article-title":"Learning in silicon: Timing is everything","author":"arthur","year":"2006","journal-title":"Advances in Neural Information Processing Systems (NIPS)"},{"key":"ref71","author":"schemmel","year":"2013","journal-title":"Personal communication"},{"key":"ref70","author":"rabaey","year":"2002","journal-title":"Digital Integrated Circuits"},{"key":"ref76","doi-asserted-by":"publisher","DOI":"10.1021\/nl904092h"},{"key":"ref74","doi-asserted-by":"publisher","DOI":"10.1016\/S0893-6080(01)00057-0"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/TBCAS.2012.2195725"},{"key":"ref75","first-page":"1147","article-title":"Spike timing-dependent plasticity in the address domain","author":"vogelstein","year":"2002","journal-title":"Advances in Neural Information Processing Systems (NIPS)"},{"key":"ref38","author":"mead","year":"1980","journal-title":"Introduction to VLSI Systems"},{"key":"ref33","doi-asserted-by":"crossref","first-page":"406","DOI":"10.1049\/ip-g-2.1993.0066","article-title":"log-domain filtering: an approach to current-mode filtering","volume":"140","author":"frey","year":"1993","journal-title":"Circuits Devices and Systems IEE Proceedings G"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/EMBC.2012.6346045"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TNN.2007.900238"},{"key":"ref30","article-title":"A summating, exponentially-decaying CMOS synapse for spiking neural systems","author":"shi","year":"2004","journal-title":"Advances in Neural Information Processing Systems (NIPS)"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1162\/089976698300017052"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1007\/BF00166411"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2005.849136"},{"key":"ref34","first-page":"995","article-title":"A recurrent model of orientation maps with simple and complex cells","author":"merolla","year":"2004","journal-title":"Advances in Neural Information Processing Systems (NIPS)"},{"key":"ref60","first-page":"1","article-title":"Programming in VLSI: From communicating processes to delay-insensitive circuits","author":"martin","year":"1991","journal-title":"Developments in Concurrency and Communication"},{"key":"ref62","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2004.830703"},{"key":"ref61","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2006.875789"},{"key":"ref63","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2004.830702"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2167409"},{"key":"ref64","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2004.830701"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2006.382000"},{"key":"ref65","doi-asserted-by":"publisher","DOI":"10.1007\/BF00161303"},{"key":"ref66","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2011.20"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TBCAS.2013.2255873"},{"key":"ref67","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2010.5537933"},{"key":"ref68","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2008.24"},{"key":"ref69","first-page":"121","article-title":"Silicon neurons that compute","author":"choudhary","year":"0","journal-title":"Proc Int Conf Artif Neural Netw"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1126\/science.1225266"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1016\/j.conb.2013.09.009"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-2724-4"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/IJCNN.1990.137618"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/82.842110"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1162\/neco.1993.5.4.648"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/IJCNN.1990.137621"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TNN.2006.883007"},{"key":"ref25","first-page":"157","article-title":"A pulse-coded communications infrastructure for neuromorphic systems","author":"deiss","year":"1999","journal-title":"Pulsed Neural Networks"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1162\/neco.1994.6.1.14"},{"key":"ref51","author":"feinstein","year":"1988","journal-title":"The hexagonal resistive network and the circular approximation"},{"key":"ref59","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2009.25"},{"key":"ref58","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.837247"},{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2004.840097"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1162\/neco.2007.19.2.327"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2010.2089556"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2188956"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1007\/s10470-005-1606-1"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1977.1050882"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1523\/JNEUROSCI.3575-07.2007"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/5.58356"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/CNNA.2010.5430296"},{"key":"ref12","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4613-1639-8","author":"mead","year":"1989","journal-title":"Analog VLSI and Neural Systems"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/16.543035"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TNN.2003.816370"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/BIOCAS.2008.4696931"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1016\/j.neunet.2013.05.011"},{"key":"ref17","first-page":"329","article-title":"A novel associative memory implemented using collective computation","author":"sivilotti","year":"0","journal-title":"Proc Chapel Hill Conf Very Large Scale Integration"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/31.31323"},{"key":"ref19","author":"sivilotti","year":"1991","journal-title":"Wiring considerations in analog VLSI systems with application to field-programmable networks"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1038\/scientificamerican0612-50"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1371\/journal.pone.0017514"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2012.142"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MSPEC.2011.5693074"},{"key":"ref8","article-title":"A digital neurosynaptic core using embedded crossbar memory with 45 pJ per spike in 45 nm","author":"merolla","year":"0","journal-title":"Proc Custom Integr Circuits Conf"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2304638"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1137\/0146017"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2010.5536970"},{"key":"ref46","author":"browning","year":"1980","journal-title":"The tree machine A highly concurrent computing environment"},{"key":"ref45","first-page":"144","article-title":"X-tree: A structured multiprocessor computer architecture","author":"despain","year":"0","journal-title":"Proc IEEE Symp Comput Architecture"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2010.08.005"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1981.1675772"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2013.2284184"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.3389\/fnins.2011.00117"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/SPDP.1994.346103"},{"key":"ref43","author":"dally","year":"2004","journal-title":"Principles and Practices of Interconnection Networks"}],"container-title":["Proceedings of the IEEE"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/5\/6807530\/06805187.pdf?arnumber=6805187","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:54:25Z","timestamp":1642006465000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6805187\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,5]]},"references-count":76,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/jproc.2014.2313565","relation":{},"ISSN":["0018-9219","1558-2256"],"issn-type":[{"value":"0018-9219","type":"print"},{"value":"1558-2256","type":"electronic"}],"subject":[],"published":{"date-parts":[[2014,5]]}}}