{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,3]],"date-time":"2026-04-03T06:15:18Z","timestamp":1775196918608,"version":"3.50.1"},"reference-count":268,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2015,3,1]],"date-time":"2015-03-01T00:00:00Z","timestamp":1425168000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/OAPA.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Proc. IEEE"],"published-print":{"date-parts":[[2015,3]]},"DOI":"10.1109\/jproc.2014.2386883","type":"journal-article","created":{"date-parts":[[2015,4,15]],"date-time":"2015-04-15T18:50:59Z","timestamp":1429123859000},"page":"332-354","source":"Crossref","is-referenced-by-count":159,"title":["Reconfigurable Computing Architectures"],"prefix":"10.1109","volume":"103","author":[{"given":"Russell","family":"Tessier","sequence":"first","affiliation":[]},{"given":"Kenneth","family":"Pocek","sequence":"additional","affiliation":[]},{"given":"Andre","family":"DeHon","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref170","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2003.1173050"},{"key":"ref172","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1995.477412"},{"key":"ref171","doi-asserted-by":"publisher","DOI":"10.1145\/1508128.1508158"},{"key":"ref174","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2006.311188"},{"key":"ref173","first-page":"56","article-title":"Compilation tools for run-time reconfigurable designs","author":"luk","year":"0","journal-title":"Proc FCCM"},{"key":"ref176","first-page":"37","article-title":"GOAHEAD: A partial reconfiguration framework","author":"beckhoff","year":"0","journal-title":"Proc FCCM"},{"key":"ref175","doi-asserted-by":"publisher","DOI":"10.1109\/92.532038"},{"key":"ref178","doi-asserted-by":"publisher","DOI":"10.1145\/2457443.2457448"},{"key":"ref177","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2014.63"},{"key":"ref168","first-page":"70","article-title":"Configurable computer solutions for automatic target recognition","author":"villasenor","year":"0","journal-title":"Proc FCCM"},{"key":"ref169","first-page":"166","article-title":"DRESC: A retargetable compiler for coarse-grained reconfigurable architectures","author":"mei","year":"0","journal-title":"Proc ICFPT"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1155\/2012\/439141"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2008.4629927"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2008.4762420"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1993.279483"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2009.5377665"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1994.315602"},{"key":"ref267","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2004.48"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1999.803669"},{"key":"ref268","doi-asserted-by":"publisher","DOI":"10.1145\/1862648.1862653"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1145\/2554688.2554774"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/1534916.1534922"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1999.803667"},{"key":"ref181","doi-asserted-by":"publisher","DOI":"10.1145\/1391732.1391737"},{"key":"ref180","first-page":"183","article-title":"Application-specific instruction generation for configurable processor architectures","author":"cong","year":"0","journal-title":"Proc FPGA"},{"key":"ref185","first-page":"327","article-title":"A virtual hardware operating system for the Xilinx XC6200","author":"brebner","year":"0","journal-title":"Proc FPL"},{"key":"ref184","first-page":"66","article-title":"A dynamic reconfiguration run-time system","author":"burns","year":"0","journal-title":"Proc FCCM"},{"key":"ref183","doi-asserted-by":"publisher","DOI":"10.1109\/92.974899"},{"key":"ref182","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2003.1234532"},{"key":"ref189","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2011.48"},{"key":"ref188","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2009.6"},{"key":"ref187","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2004.99"},{"key":"ref186","first-page":"149","article-title":"An execution environment for reconfigurable computing","author":"fu","year":"0","journal-title":"Proc FCCM"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2004.37"},{"key":"ref27","first-page":"2","article-title":"An FPGA architecture for DRAM-based systolic computations","author":"margolus","year":"0","journal-title":"Proc FCCM"},{"key":"ref179","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1995.477415"},{"key":"ref29","first-page":"120","article-title":"A cellular automata system with FPGA","author":"kobori","year":"0","journal-title":"Proc FCCM"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-006-0012-y"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1994.315603"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1993.279485"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2387696"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2015.2392104"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1993.279482"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1007\/BF00931032"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1997.624601"},{"key":"ref51","article-title":"Tabula's time machine","author":"halfhill","year":"2010","journal-title":"Microprocessor Rep"},{"key":"ref154","first-page":"175","article-title":"Hardware-software codesign for dynamically reconfigurable architectures","author":"chatha","year":"0","journal-title":"Proc FPL"},{"key":"ref153","doi-asserted-by":"publisher","DOI":"10.1109\/54.825674"},{"key":"ref156","doi-asserted-by":"publisher","DOI":"10.1145\/775832.775896"},{"key":"ref155","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2010.91"},{"key":"ref150","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.2003.1227258"},{"key":"ref152","doi-asserted-by":"publisher","DOI":"10.1145\/2566668"},{"key":"ref151","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.2003.1227260"},{"key":"ref146","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1999.803663"},{"key":"ref147","first-page":"534","article-title":"System level tools for DSP in FPGAs","author":"hwang","year":"0","journal-title":"Proc FPL"},{"key":"ref148","doi-asserted-by":"publisher","DOI":"10.1145\/1462586.1462591"},{"key":"ref149","doi-asserted-by":"publisher","DOI":"10.1145\/2567661"},{"key":"ref59","doi-asserted-by":"publisher","DOI":"10.1109\/12.859540"},{"key":"ref58","doi-asserted-by":"publisher","DOI":"10.1109\/2.839324"},{"key":"ref57","first-page":"126","article-title":"RaPiD—Reconfigurable pipelined datapath","author":"ebeling","year":"0","journal-title":"Proc FPL"},{"key":"ref56","first-page":"144","article-title":"A new FPGA architecture for word-oriented datapaths","author":"hartenstein","year":"0","journal-title":"Proc FPL"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2004.1393261"},{"key":"ref54","first-page":"106","article-title":"Custom implementation of the coarse-grained reconfigurable ADRES architecture for multimedia purposes","author":"veredas","year":"0","journal-title":"Proc FPL"},{"key":"ref53","first-page":"2","article-title":"A quantitative analysis of reconfigurable coprocessors for multimedia applications","author":"miyamori","year":"0","journal-title":"Proc FCCM"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1109\/4.173120"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1996.564766"},{"key":"ref167","first-page":"60","article-title":"A field programmable accelerator for compiled-code applications","author":"lewis","year":"0","journal-title":"Proc FCCM"},{"key":"ref166","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1993.279467"},{"key":"ref165","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2011.69"},{"key":"ref164","doi-asserted-by":"publisher","DOI":"10.1145\/1950413.1950425"},{"key":"ref163","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2011.17"},{"key":"ref162","doi-asserted-by":"publisher","DOI":"10.1145\/275107.275132"},{"key":"ref161","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2013.6718343"},{"key":"ref160","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2004.59"},{"key":"ref4","first-page":"275","article-title":"Reconfigurable computing: The solution to low power programmable DSP","author":"rabaey","year":"0","journal-title":"Proc ICASSP"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/2.839320"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/92.486081"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/2.67197"},{"key":"ref8","first-page":"172","article-title":"A high-performance microarchitecture with hardware-programmable functional units","author":"razdan","year":"0","journal-title":"Proc Int Symp Microarch"},{"key":"ref159","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.2003.1227244"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/2.204677"},{"key":"ref49","first-page":"115","article-title":"DPGA utilization and application","author":"dehon","year":"0","journal-title":"Proc FPGA"},{"key":"ref157","first-page":"190","article-title":"Using reconfigurability to achieve real-time profiling for hardware\/software codesign","author":"shannon","year":"0","journal-title":"Proc FPGA"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1994.315596"},{"key":"ref158","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.92"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.1994.303848"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1145\/968280.968283"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2003.1275745"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1145\/968280.968300"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.884574"},{"key":"ref41","first-page":"35","article-title":"Virtual embedded blocks: A methodology for evaluating embedded elements in FPGAs","author":"ho","year":"0","journal-title":"Proc FCCM"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1145\/296399.296442"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1145\/2068716.2068718"},{"key":"ref73","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2003.1275726"},{"key":"ref72","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2002.1043324"},{"key":"ref71","doi-asserted-by":"publisher","DOI":"10.1109\/43.775631"},{"key":"ref70","doi-asserted-by":"publisher","DOI":"10.1145\/2629610"},{"key":"ref76","doi-asserted-by":"publisher","DOI":"10.1145\/2145694.2145703"},{"key":"ref77","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2012.6412110"},{"key":"ref74","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2004.03.002"},{"key":"ref75","first-page":"205","article-title":"Packet-switched vs. time-multiplexed FPGA overlay networks","author":"kapre","year":"0","journal-title":"Proc FCCM"},{"key":"ref78","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2012.6412118"},{"key":"ref79","doi-asserted-by":"publisher","DOI":"10.1109\/43.640619"},{"key":"ref60","doi-asserted-by":"publisher","DOI":"10.1145\/2514641.2514652"},{"key":"ref62","first-page":"111","article-title":"Have GPUs made FPGAs redundant in the field of video processing?","author":"cope","year":"0","journal-title":"Proc ICFPT"},{"key":"ref61","first-page":"65","article-title":"Performance comparison of single-precision SPICE model-evaluation on FPGA, GPU, Cell, and multi-core processors","author":"kapre","year":"0","journal-title":"Proc FPL"},{"key":"ref63","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1996.564808"},{"key":"ref64","doi-asserted-by":"publisher","DOI":"10.1145\/296399.296444"},{"key":"ref65","first-page":"111","article-title":"Totem: Custom reconfigurable array generation","author":"compton","year":"0","journal-title":"Proc FCCM"},{"key":"ref66","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.852291"},{"key":"ref67","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.915439"},{"key":"ref68","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2003.1196113"},{"key":"ref69","first-page":"381","article-title":"H.264\/AVC UHD decoder implementation on multi-cluster platform using hybrid parallelization method","author":"lee","year":"0","journal-title":"Proc Int Conf Image Process"},{"key":"ref197","first-page":"293","article-title":"An assessment of the suitability of FPGA-based systems for use in digital signal processing","author":"petersen","year":"0","journal-title":"Proc FPL"},{"key":"ref198","article-title":"A systolic FFT architecture for real time FPGA systems","author":"jackson","year":"0","journal-title":"Proc HPEC"},{"key":"ref199","first-page":"93","article-title":"Area and time efficient implementations of matrix multiplication on FPGAs","author":"jang","year":"0","journal-title":"Proc ICFPT"},{"key":"ref193","doi-asserted-by":"publisher","DOI":"10.1145\/1950413.1950427"},{"key":"ref194","doi-asserted-by":"publisher","DOI":"10.1145\/503048.503081"},{"key":"ref195","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2012.155"},{"key":"ref196","first-page":"45","article-title":"On-the-fly composition of FPGA-based SQL query accelerators using a partially reconfigurable module library","author":"dennl","year":"0","journal-title":"Proc FCCM"},{"key":"ref95","doi-asserted-by":"publisher","DOI":"10.1109\/92.678870"},{"key":"ref94","first-page":"189","article-title":"FPGA defect tolerance: Impact of granularity","author":"yu","year":"0","journal-title":"Proc ICFPT"},{"key":"ref190","doi-asserted-by":"publisher","DOI":"10.1145\/1331331.1331338"},{"key":"ref93","doi-asserted-by":"publisher","DOI":"10.1145\/2435264.2435298"},{"key":"ref191","doi-asserted-by":"publisher","DOI":"10.1109\/76.475899"},{"key":"ref92","doi-asserted-by":"publisher","DOI":"10.1145\/1723112.1723122"},{"key":"ref192","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1995.477414"},{"key":"ref91","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2003.1275768"},{"key":"ref90","doi-asserted-by":"publisher","DOI":"10.1145\/1950413.1950435"},{"key":"ref98","first-page":"116","article-title":"Defect tolerance on the TERAMAC custom computer","author":"culbertson","year":"0","journal-title":"Proc FCCM"},{"key":"ref99","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2004.1393250"},{"key":"ref96","doi-asserted-by":"crossref","first-page":"187","DOI":"10.1145\/329166.329205","article-title":"Tolerating operational faults in cluster-based FPGAs","author":"lakamraju","year":"0","journal-title":"Proc FPGA"},{"key":"ref97","doi-asserted-by":"publisher","DOI":"10.1145\/2068716.2068719"},{"key":"ref82","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.39"},{"key":"ref81","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.30"},{"key":"ref84","doi-asserted-by":"publisher","DOI":"10.1145\/1534916.1534925"},{"key":"ref83","doi-asserted-by":"publisher","DOI":"10.1145\/1216919.1216936"},{"key":"ref80","doi-asserted-by":"publisher","DOI":"10.1145\/1331897.1331901"},{"key":"ref89","first-page":"76","article-title":"Automatic sliding window operation optimization for FPGA-based","author":"yu","year":"0","journal-title":"Proc FCCM"},{"key":"ref85","first-page":"249","article-title":"FPGA-accelerated simulation technologies (FAST): Fast, full-system, cycle-accurate simulators","author":"chiou","year":"0","journal-title":"Proc Proc Int Symp Microarch"},{"key":"ref86","doi-asserted-by":"publisher","DOI":"10.1145\/1575774.1575775"},{"key":"ref87","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.2003.1227256"},{"key":"ref88","doi-asserted-by":"publisher","DOI":"10.1145\/2019583.2019584"},{"key":"ref200","doi-asserted-by":"publisher","DOI":"10.1145\/275107.275139"},{"key":"ref101","doi-asserted-by":"publisher","DOI":"10.1145\/1084748.1084750"},{"key":"ref100","doi-asserted-by":"crossref","first-page":"1716","DOI":"10.1126\/science.280.5370.1716","article-title":"A defect-tolerant computer architecture: Opportunities for nanotechnology","volume":"280","author":"heath","year":"1998","journal-title":"Science"},{"key":"ref209","first-page":"215","article-title":"Reconfigurable acceleration for monte carlo based financial simulation","author":"zhang","year":"0","journal-title":"Proc ICFPT"},{"key":"ref203","first-page":"399","article-title":"Wavelet spectral dimension reduction of hyperspectral imagery on a reconfigurable computer","author":"el-araby","year":"0","journal-title":"Proc ICFPT"},{"key":"ref204","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2005.852625"},{"key":"ref201","first-page":"277","article-title":"Silicon platforms for the next generation wireless systems what role does reconfigurable hardware play?","author":"rabaey","year":"0","journal-title":"Proc FPL"},{"key":"ref202","first-page":"606","article-title":"A reconfigurable platform for real-time embedded video image processing","author":"sedcole","year":"0","journal-title":"Proc FPL"},{"key":"ref207","first-page":"400","article-title":"Real-time stereopsis using FPGAs","author":"dunn","year":"0","journal-title":"Proc FPL"},{"key":"ref208","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2249295"},{"key":"ref205","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2006.270301"},{"key":"ref206","first-page":"157","article-title":"Real-time face detection on a configurable hardware system","author":"mccready","year":"0","journal-title":"Proc FPL"},{"key":"ref211","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2007.4380617"},{"key":"ref210","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2008.41"},{"key":"ref212","first-page":"170","article-title":"Pilchard—A reconfigurable computing platform with memory slot interface","author":"leong","year":"0","journal-title":"Proc FCCM"},{"key":"ref213","first-page":"151","article-title":"A case study of partially evaluated hardware circuits: Key-specific DES","author":"leonard","year":"0","journal-title":"Proc FPL"},{"key":"ref214","first-page":"152","article-title":"Single-chip FPGA implementation of the advanced encryption standard algorithm","author":"mcloone","year":"0","journal-title":"Proc FPL"},{"key":"ref215","doi-asserted-by":"publisher","DOI":"10.1145\/1661438.1661441"},{"key":"ref216","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.2000.903399"},{"key":"ref217","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.1993.378085"},{"key":"ref218","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2003.1275731"},{"key":"ref219","first-page":"232","article-title":"A super-serial Galois fields multiplier for FPGAs and its application to public-key algorithms","author":"orlando","year":"0","journal-title":"Proc FCCM"},{"key":"ref220","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.2000.903394"},{"key":"ref222","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.2002.1106657"},{"key":"ref221","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2008.30"},{"key":"ref229","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2008.36"},{"key":"ref228","first-page":"239","article-title":"A configurable hardware\/software approach to SAT solving","author":"de sousa","year":"0","journal-title":"Proc FCCM"},{"key":"ref227","first-page":"196","article-title":"Dynamic circuit generation for solving specific problem instances of Boolean satisfiability","author":"rashid","year":"0","journal-title":"Proc FCCM"},{"key":"ref226","first-page":"186","article-title":"Accelerating Boolean satisfiability with configurable hardware","author":"zhong","year":"0","journal-title":"Proc FCCM"},{"key":"ref225","first-page":"448","article-title":"Satisfiability on reconfigurable hardware","author":"abramovici","year":"0","journal-title":"Proc FPL"},{"key":"ref224","doi-asserted-by":"crossref","first-page":"8:1","DOI":"10.1145\/1371579.1371580","article-title":"Special-purpose hardware for solving the elliptic curve discrete logarithm problem","volume":"1","author":"g\u00fcneysu","year":"2008","journal-title":"ACM Trans Reconfig Technol Syst"},{"key":"ref223","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2005.40"},{"key":"ref127","doi-asserted-by":"publisher","DOI":"10.1007\/BF01212873"},{"key":"ref126","doi-asserted-by":"publisher","DOI":"10.1145\/258305.258313"},{"key":"ref125","first-page":"911","article-title":"Laura: Leiden architecture research and exploration tool","author":"zissulescu","year":"0","journal-title":"Proc FPL"},{"key":"ref124","first-page":"47","article-title":"PyGen: a MATLAB\/Simulink based tool for synthesizing parameterized and energy efficient designs using FPGAs","author":"ou","year":"0","journal-title":"Proc FCCM"},{"key":"ref129","first-page":"610","article-title":"Compiler-generated communication for pipelined FPGA applications","author":"ziegler","year":"0","journal-title":"Proc DAC"},{"key":"ref128","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1999.803667"},{"key":"ref130","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2007.16"},{"key":"ref133","doi-asserted-by":"publisher","DOI":"10.1145\/1391962.1391969"},{"key":"ref134","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2012.35"},{"key":"ref131","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2011.6132678"},{"key":"ref132","first-page":"63","article-title":"Automatic allocation of arrays to memories in FPGA processors with multiple memory banks","author":"gokhale","year":"0","journal-title":"Proc FCCM"},{"key":"ref232","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.2002.1106671"},{"key":"ref233","first-page":"199","article-title":"An application-specific compiler for high-speed binary image morphology","author":"hemmert","year":"0","journal-title":"Proc FCCM"},{"key":"ref230","first-page":"352","article-title":"A hardware genetic algorithm for the traveling salesman problem on Splash 2","author":"graham","year":"0","journal-title":"Proc FPL"},{"key":"ref231","first-page":"13","article-title":"A fast FPGA-Based 2-opt solver for small-scale Euclidean traveling salesman problem","author":"mavroidis","year":"0","journal-title":"Proc FCCM"},{"key":"ref239","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2010.22"},{"key":"ref238","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2012.36"},{"key":"ref235","first-page":"217","article-title":"Single pass, BLAST-like, approximate string matching on FPGAs","author":"herbordt","year":"0","journal-title":"Proc FCCM"},{"key":"ref234","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1993.279464"},{"key":"ref237","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2011.13"},{"key":"ref236","doi-asserted-by":"publisher","DOI":"10.1145\/1371579.1371581"},{"key":"ref136","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.2000.903392"},{"key":"ref135","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1998.707894"},{"key":"ref138","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1998.707895"},{"key":"ref137","first-page":"55","article-title":"A structural object programming model, architecture, chip and tools for reconfigurable computing","author":"butts","year":"0","journal-title":"Proc FCCM"},{"key":"ref139","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2006.02.009"},{"key":"ref140","first-page":"131","article-title":"A multithreaded soft processor for SoPC area reduction","author":"fort","year":"0","journal-title":"Proc FCCM"},{"key":"ref141","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2008.8"},{"key":"ref142","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.912106"},{"key":"ref143","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2012.6339272"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/92.238418"},{"key":"ref144","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2014.42"},{"key":"ref1","first-page":"233","article-title":"A user programmable reconfigurable logic array","author":"carter","year":"0","journal-title":"CICC"},{"key":"ref145","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2014.6853195"},{"key":"ref241","first-page":"301","article-title":"A modular system for FPGA-based TCP flow processing in high-speed networks","author":"schuehler","year":"0","journal-title":"Proc FPL"},{"key":"ref242","doi-asserted-by":"publisher","DOI":"10.1109\/TE.2008.919664"},{"key":"ref243","doi-asserted-by":"publisher","DOI":"10.1145\/1477942.1477944"},{"key":"ref244","first-page":"924","article-title":"Mapping a domain specific language to a platform FPGA","author":"kulkarni","year":"2004","journal-title":"Proceedings 41st Design Automation Conference 2004 DAC"},{"key":"ref240","first-page":"87","article-title":"Reprogrammable network packet processing on the field programmable port extender (FPX)","author":"lockwood","year":"0","journal-title":"Proc FPGA"},{"key":"ref248","first-page":"227","article-title":"Fast regular expression matching using FPGAs","author":"sidhu","year":"0","journal-title":"Proc FCCM"},{"key":"ref247","article-title":"Reconfigurable network systems and software defined networking","author":"zilberman","year":"0","journal-title":"Proc IEEE"},{"key":"ref246","doi-asserted-by":"publisher","DOI":"10.1145\/2145694.2145706"},{"key":"ref245","first-page":"487","article-title":"An FPGA-based soft multiprocessor system for IPv4 packet forwarding","author":"ravindran","year":"0","journal-title":"Proc FPL"},{"key":"ref249","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.2002.1106666"},{"key":"ref109","doi-asserted-by":"publisher","DOI":"10.1109\/TDSC.2007.70235"},{"key":"ref108","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.2000.903403"},{"key":"ref107","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2014.31"},{"key":"ref106","doi-asserted-by":"publisher","DOI":"10.1145\/1534916.1534920"},{"key":"ref105","doi-asserted-by":"publisher","DOI":"10.1145\/2145694.2145710"},{"key":"ref104","doi-asserted-by":"publisher","DOI":"10.1145\/1331897.1331899"},{"key":"ref103","first-page":"97","article-title":"Within-die delay variability in 90 nm FPGAs and beyond","author":"sedcole","year":"0","journal-title":"Proc ICFPT"},{"key":"ref102","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.884053"},{"key":"ref111","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2005.61"},{"key":"ref112","first-page":"3","article-title":"On-orbit flight results from the reconfigurable Cibola flight experiment satellite (CFESat)","author":"caffrey","year":"0","journal-title":"Proc FCCM"},{"key":"ref110","first-page":"133","article-title":"The reliability of FPGA circuit designs in the presence of radiation induced configuration upsets","author":"wirthlin","year":"0","journal-title":"Proc FCCM"},{"key":"ref250","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2004.25"},{"key":"ref251","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2005.34"},{"key":"ref254","doi-asserted-by":"publisher","DOI":"10.1145\/968280.968305"},{"key":"ref255","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2004.21"},{"key":"ref252","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2005.7"},{"key":"ref253","doi-asserted-by":"publisher","DOI":"10.1145\/1839480.1839486"},{"key":"ref257","doi-asserted-by":"publisher","DOI":"10.1145\/1046192.1046203"},{"key":"ref256","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2005.16"},{"key":"ref259","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2008.4762363"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1998.707878"},{"key":"ref258","doi-asserted-by":"publisher","DOI":"10.1145\/2000832.2000834"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1996.564773"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.821545"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/2.839323"},{"key":"ref14","first-page":"61","article-title":"ADRES: An architecture with tightly coupled VLIW processor and coarse-grained reconfigurable matrix","author":"mei","year":"0","journal-title":"Proc FPL"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2004.62"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/296399.296446"},{"key":"ref118","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2010.28"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.2002.1106669"},{"key":"ref117","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1998.707890"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/1862648.1862649"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.2002.1106670"},{"key":"ref119","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2007.4380748"},{"key":"ref114","doi-asserted-by":"publisher","DOI":"10.1145\/1857927.1857934"},{"key":"ref113","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2008.2000852"},{"key":"ref116","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1994.315607"},{"key":"ref115","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1993.279484"},{"key":"ref120","doi-asserted-by":"publisher","DOI":"10.1145\/2514740"},{"key":"ref121","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2110592"},{"key":"ref122","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2007.107"},{"key":"ref123","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2001.968639"},{"key":"ref260","doi-asserted-by":"publisher","DOI":"10.1145\/1046192.1046202"},{"key":"ref261","doi-asserted-by":"publisher","DOI":"10.1145\/1661438.1661439"},{"key":"ref262","doi-asserted-by":"publisher","DOI":"10.1145\/1661438.1661440"},{"key":"ref263","first-page":"259","article-title":"Pipelined mixed precision algorithms on FPGAs for fast and accurate PDE solvers from low precision components","author":"strzodka","year":"0","journal-title":"Proc FCCM"},{"key":"ref264","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2010.23"},{"key":"ref265","doi-asserted-by":"publisher","DOI":"10.1145\/2133352.2133358"},{"key":"ref266","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2173199"}],"container-title":["Proceedings of the IEEE"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/5\/7086369\/07086414.pdf?arnumber=7086414","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:28:56Z","timestamp":1642004936000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7086414\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,3]]},"references-count":268,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/jproc.2014.2386883","relation":{},"ISSN":["0018-9219","1558-2256"],"issn-type":[{"value":"0018-9219","type":"print"},{"value":"1558-2256","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,3]]}}}