{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,8,28]],"date-time":"2026-08-28T10:42:36Z","timestamp":1787913756488,"version":"build-2784847793"},"reference-count":44,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2015,3,1]],"date-time":"2015-03-01T00:00:00Z","timestamp":1425168000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/OAPA.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Proc. IEEE"],"published-print":{"date-parts":[[2015,3]]},"DOI":"10.1109\/jproc.2015.2392104","type":"journal-article","created":{"date-parts":[[2015,4,15]],"date-time":"2015-04-15T18:50:59Z","timestamp":1429123859000},"page":"318-331","source":"Crossref","is-referenced-by-count":175,"title":["Three Ages of FPGAs: A Retrospective on the First Thirty Years of FPGA Technology"],"prefix":"10.1109","volume":"103","author":[{"given":"Stephen M.","family":"Trimberger","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1997.624601"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-2742-8"},{"key":"ref33","article-title":"Are we really ready for VLSI?","author":"moore","year":"0","journal-title":"Proc Third Caltech Conf on Very Large Scale Integration"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/201310.201328"},{"key":"ref31","article-title":"An MPGA-like FPGA","volume":"9","author":"marple","year":"1989","journal-title":"IEEE Design Test Comput"},{"key":"ref30","first-page":"87","article-title":"Reprogrammable network packet processing on the field programmable port extender (FPX)","author":"lockwood","year":"0","journal-title":"Proc ISFPGA 2001"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/43.184845"},{"key":"ref36","first-page":"240","article-title":"A timing-driven N-way multi-chip partitioner","author":"roy","year":"0","journal-title":"Proc of IEEE ICC 1993"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/SASP.2009.5226333"},{"key":"ref34","article-title":"A large Scale FPGA with 10 K core cells with CMOS 0.8 um 3-layered metal process","author":"muroga","year":"0","journal-title":"Proc IEEE 1991 CICC"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2110592"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.885731"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2012.6339272"},{"key":"ref12","author":"crockett","year":"2014","journal-title":"The Zynq Book"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1994.315596"},{"key":"ref14","first-page":"115","article-title":"DPGA utilization and application","author":"dehon","year":"0","journal-title":"Proc FPGA 1996"},{"key":"ref15","first-page":"125","article-title":"Balancing interconnect and computation in a reconfigurable computing array (or, why you don't really want 100% LUT utilization)","author":"dehon","year":"0","journal-title":"Proc Int Symp Field Program Gate Arrays"},{"key":"ref16","article-title":"How can we keep our FPGAs from falling into the productivity gap","author":"dworksy","year":"2012","journal-title":"Design and Reuse"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/4.32037"},{"key":"ref18","first-page":"365","article-title":"Dark silicon and the end of multicore scaling","author":"esmaeilzadeh","year":"2011","journal-title":"2011 38th Annual International Symposium on Computer Architecture (ISCA) ISCA"},{"key":"ref19","first-page":"536","article-title":"Iterative and adaptive slack allocation for performance-driven layout and FPGA routing","author":"frankle","year":"0","journal-title":"Proc IEEE Design Autom Conf"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/1046192.1046195"},{"key":"ref4","first-page":"213","article-title":"VPR: A new packing, placement and routing tool for FPGA Research","author":"betz","year":"0","journal-title":"Proc Int Workshop Field Program Logic Appl 1997"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.884574"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-5145-4"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/54.500200"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/1508128.1508135"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/N-SSC.2007.4785534"},{"key":"ref8","first-page":"233","article-title":"A user programmable reconfigurable gate array","author":"carter","year":"0","journal-title":"Proc Custom Integr Circuits Conf"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/2.839323"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/296399.296428"},{"key":"ref9","article-title":"An optimal technology mapping algorithm for delay optimization in lookup-table FPGA designs","volume":"13","author":"cong","year":"1994","journal-title":"IEEE Trans Computer-Aided Des Circuits Syst"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/43.640619"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TE.2008.919664"},{"key":"ref22","first-page":"1101","article-title":"Building custom FIR filters using system generator","author":"hwang","year":"2002","journal-title":"Field-Programmable Logic and Applications Reconfigurable Computing is Going Mainstream Lecture Notes in Computer Science"},{"key":"ref21","article-title":"Microblaze v7 Gets an MMU","author":"halfhill","year":"2007","journal-title":"Microprocessor Rep"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/92.486081"},{"key":"ref24","author":"kean","year":"0","journal-title":"Configurable logic A dynamically programmable cellular architecture and its VLSI implementation"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1145\/258305.258313"},{"key":"ref23","article-title":"An effective hardware\/software solution for fine grained architectures","author":"jones","year":"0","journal-title":"Proc FPGA 1994"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1145\/296399.296428"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/CMPCON.1993.289697"},{"key":"ref43","article-title":"Architecture of centralized field-configurable memory","author":"wilton","year":"0","journal-title":"Proceedings of the 1995 ACM third international symposium on Field-programmable gate arrays - FPGA '95"},{"key":"ref25","article-title":"Benefits of partial reconfiguration","author":"koo","year":"0","journal-title":"Xcell Fourth Quarter 2005"}],"container-title":["Proceedings of the IEEE"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/5\/7086369\/07086413.pdf?arnumber=7086413","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T02:35:34Z","timestamp":1633919734000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7086413\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,3]]},"references-count":44,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/jproc.2015.2392104","relation":{},"ISSN":["0018-9219","1558-2256"],"issn-type":[{"value":"0018-9219","type":"print"},{"value":"1558-2256","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,3]]}}}