{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,27]],"date-time":"2026-02-27T15:51:13Z","timestamp":1772207473095,"version":"3.50.1"},"reference-count":224,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2015,3,1]],"date-time":"2015-03-01T00:00:00Z","timestamp":1425168000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Proc. IEEE"],"published-print":{"date-parts":[[2015,3]]},"DOI":"10.1109\/jproc.2015.2397832","type":"journal-article","created":{"date-parts":[[2015,4,15]],"date-time":"2015-04-15T18:50:59Z","timestamp":1429123859000},"page":"291-317","source":"Crossref","is-referenced-by-count":46,"title":["An Introduction to Reconfigurable Systems"],"prefix":"10.1109","volume":"103","author":[{"given":"James C.","family":"Lyke","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Christos G.","family":"Christodoulou","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"G. Alonzo","family":"Vera","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Arthur H.","family":"Edwards","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref170","doi-asserted-by":"publisher","DOI":"10.1145\/1462586.1462588"},{"key":"ref172","article-title":"Who coined ‘cloud computing","author":"regalado","year":"2011","journal-title":"MIT Technol Rev"},{"key":"ref171","article-title":"M'soft plugs FPGAs in datacenter","author":"merrit","year":"2014","journal-title":"EE Times"},{"key":"ref174","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2013.31"},{"key":"ref173","doi-asserted-by":"publisher","DOI":"10.1109\/MIC.2012.144"},{"key":"ref176","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2371999"},{"key":"ref175","doi-asserted-by":"publisher","DOI":"10.1109\/MPOT.2013.2279684"},{"key":"ref178","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2009.2013008"},{"key":"ref177","doi-asserted-by":"publisher","DOI":"10.1109\/TVT.2010.2046072"},{"key":"ref168","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2387696"},{"key":"ref169","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2386883"},{"key":"ref39","first-page":"421","article-title":"Design of a multi-context FPGA using a floating-gate-MOS functional pass-gate","author":"hariyama","year":"0","journal-title":"Proc Asian Solid-State Circuits Conf"},{"key":"ref38","first-page":"47","article-title":"Dynamically programmable gate arrays: A step toward increased computational density","author":"dehon","year":"0","journal-title":"Proc 4th Canadian Workshop Field-Programmable Devices"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1995.477415"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1998.707884"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2015.2404212"},{"key":"ref30","author":"carmichael","year":"2000","journal-title":"Correcting Single-Event Upsets Through Virtex Partial Configuration"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1997.624601"},{"key":"ref36","article-title":"Tabula tips time-share FPGA architecture","author":"clarke","year":"2010","journal-title":"EE Times"},{"key":"ref35","year":"2010","journal-title":"Enabling 100-Gbit OTN Muxponder Solutions on 28-nm FPGAs"},{"key":"ref34","article-title":"Making biometrics the killer app for FPGA dynamic partial reconfiguration","author":"fons","year":"2010","journal-title":"Xcell J"},{"key":"ref181","article-title":"Software frameworks for SDR","volume":"103","author":"max","year":"2015","journal-title":"Proc IEEE"},{"key":"ref180","first-page":"1","article-title":"Controlling switch-reconfigured antennas using FPGAs","author":"shelley","year":"0","journal-title":"Proc 2010 IEEE Antennas Propag Soc Int Symp (APSURSI)"},{"key":"ref185","author":"vinge","year":"2006","journal-title":"Rainbows End"},{"key":"ref184","author":"looper","year":"2000","journal-title":"Modem Song"},{"key":"ref183","doi-asserted-by":"publisher","DOI":"10.1109\/ICECC.2011.6067598"},{"key":"ref182","article-title":"Do we need a ‘glue’ engineer?","author":"fuller","year":"2014","journal-title":"Semiconductor Engineering Journal"},{"key":"ref189","doi-asserted-by":"publisher","DOI":"10.1109\/JSEN.2012.2211098"},{"key":"ref188","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2006.889371"},{"key":"ref187","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1629935"},{"key":"ref186","doi-asserted-by":"publisher","DOI":"10.1109\/PGEC.1965.263995"},{"key":"ref28","article-title":"Self-healing reconfigurable manifolds","author":"thompson","year":"0","journal-title":"Proc Designing Correct Circuits (DCC'06)"},{"key":"ref27","author":"carmichael","year":"2001","journal-title":"Triple Module Redundancy Design Techniques for Virtex FPGAs"},{"key":"ref179","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2015.2399173"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TMECH.2002.806220"},{"key":"ref20","article-title":"Universal ‘Rubik's cube’ could become Pentagon shapeshifter","author":"shachtman","year":"2009","journal-title":"Wired Mag"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TEM.2006.889065"},{"key":"ref21","article-title":"Project Ara: Inside Google's bold gambit to make smartphones modular","author":"mccracken","year":"2014","journal-title":"Time"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/2392616.2392619"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TSE.2007.29"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1997.624611"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/1142155.1142167"},{"key":"ref50","first-page":"488","article-title":"An advanced CMOS EPROM technology for high speed\/high density programmable logic devices and memory applications","author":"hu","year":"0","journal-title":"Proc IEEE Custom Integr Circuits Conf"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/5.231340"},{"key":"ref154","first-page":"631","article-title":"Modeling the effects of an individual SRR by equivalent circuit method","author":"wu","year":"0","journal-title":"IEEE AP-S Int Symp Dig"},{"key":"ref153","doi-asserted-by":"publisher","DOI":"10.1109\/22.798002"},{"key":"ref156","doi-asserted-by":"publisher","DOI":"10.1088\/1367-2630\/7\/1\/168"},{"key":"ref155","doi-asserted-by":"publisher","DOI":"10.1063\/1.1513194"},{"key":"ref150","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevLett.84.4184"},{"key":"ref152","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevLett.76.4773"},{"key":"ref151","doi-asserted-by":"crossref","first-page":"77","DOI":"10.1126\/science.1058847","article-title":"Experimental verification of a negative index of refraction","volume":"292","author":"shelby","year":"2001","journal-title":"Science"},{"key":"ref146","doi-asserted-by":"publisher","DOI":"10.1049\/PBEP003E_ch9"},{"key":"ref147","article-title":"Modular two-phase heat transfer based architecture for future responsive spacecraft","author":"bugby","year":"0","journal-title":"Proceedings of the AIAA\/ASME\/ASCE\/AHS Structures Structural Dynamics & Materials Conference"},{"key":"ref148","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2011.2162460"},{"key":"ref149","doi-asserted-by":"crossref","DOI":"10.1063\/1.4892017","article-title":"Achieving selective interrogation and sub-wavelength resolution in thin plates with embedded metamaterial acoustic lenses","volume":"116","author":"semperlotti","year":"2014","journal-title":"J Appl Phys"},{"key":"ref59","doi-asserted-by":"publisher","DOI":"10.1145\/2486001.2486007"},{"key":"ref58","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2210256"},{"key":"ref57","year":"2005","journal-title":"CoolRunner-II CPLD Family"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2009.2035147"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1109\/MSP.2007.28"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2008.2004319"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1109\/5.231343"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.1976.362737"},{"key":"ref40","first-page":"8","article-title":"An overview of the development on reconfiguration of metamorphic mechanisms","author":"zhang","year":"0","journal-title":"ASME\/IFToMM Int Conf Reconfigurable Mechanisms Robots"},{"key":"ref167","first-page":"6.6:1","article-title":"Field programmable gate array key to reconfigurable array outperforming supercomputers","author":"waugh","year":"0","journal-title":"Proc IEEE 1991 Custom Integr Circuits Conf 1991"},{"key":"ref166","doi-asserted-by":"publisher","DOI":"10.1109\/MP.2005.1594007"},{"key":"ref165","author":"hennessey","year":"2011","journal-title":"Computer Architecture"},{"key":"ref164","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.887922"},{"key":"ref163","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2110592"},{"key":"ref162","doi-asserted-by":"publisher","DOI":"10.1109\/TAP.2012.2189739"},{"key":"ref161","article-title":"Polar printer reimagines the way magnets work","author":"pappalardo","year":"2009","journal-title":"Popular Mechanics"},{"key":"ref160","doi-asserted-by":"publisher","DOI":"10.1002\/mop.22014"},{"key":"ref4","doi-asserted-by":"crossref","DOI":"10.5479\/sil.538961.39088011475779","author":"von neumann","year":"1945","journal-title":"First Draft of a Report on the EDVAC"},{"key":"ref3","first-page":"1","article-title":"Strowger and the invention of the automatic telephone exchange, 1879–1912","author":"emmerson","year":"1989","journal-title":"Inst Elect Eng Discussion Meeting ‘Milestones in Telecommunications’ and Lecture ‘The Life and Works of A H Reeves’"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.884574"},{"key":"ref5","author":"turing","year":"2004","journal-title":"The Essential Turing Seminal Writings in Computing Logic Philosophy Artificial Intelligence Artificial Life Plus the Secrets of Enigma"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/35.393001"},{"key":"ref159","doi-asserted-by":"publisher","DOI":"10.1063\/1.3278442"},{"key":"ref7","first-page":"114","article-title":"Cramming more components onto integrated circuits","volume":"38","author":"moore","year":"1965","journal-title":"Electronics"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2001.913180"},{"key":"ref157","doi-asserted-by":"publisher","DOI":"10.1063\/1.365625"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/SURV.2014.012214.00180"},{"key":"ref158","doi-asserted-by":"publisher","DOI":"10.1063\/1.3355544"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2014.2311810"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2012.6292087"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1007\/s00170-013-5449-0"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1016\/j.jmrt.2013.10.002"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2010.5681422"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/ICWSI.1993.255276"},{"key":"ref44","first-page":"17","article-title":"Printed electronics for low-cost electronic systems: Technology status and application development","author":"subramanian","year":"0","journal-title":"Proc Eur Solid-State Circuits Conf (ESSCIRC)"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS.2010.5491823"},{"key":"ref73","year":"2014","journal-title":"UltraScale Architecture and Product Overview"},{"key":"ref72","doi-asserted-by":"publisher","DOI":"10.1109\/IWRSP.1996.506740"},{"key":"ref71","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.834237"},{"key":"ref70","author":"weste","year":"2010","journal-title":"CMOS VLSI Design A Circuits and Systems Perspective"},{"key":"ref76","year":"2012","journal-title":"Virtex 6 Family Overview"},{"key":"ref77","year":"2013","journal-title":"Virtex 2 5V Field Programmable Gate Arrays"},{"key":"ref74","year":"2013","journal-title":"Zynq-7000 All Programmable SoC Overview"},{"key":"ref75","year":"2014","journal-title":"7 Series FPGAs Overview"},{"key":"ref78","year":"2013","journal-title":"Spartan-3 FPGA Family Data Sheet"},{"key":"ref79","year":"2010","journal-title":"Virtex-4 Family Overview"},{"key":"ref60","doi-asserted-by":"publisher","DOI":"10.1109\/LPT.2003.819748"},{"key":"ref62","doi-asserted-by":"crossref","first-page":"137","DOI":"10.1109\/RME.2008.4595744","article-title":"Self-reconfiguration on Spartan-III FPGAs with compressed partial bitstreams via a parallel configuration access port (cPCAP) core","author":"bayar","year":"2008","journal-title":"Research in Microelectronics and Electronics 2008 PRIME 2008 Ph D"},{"key":"ref61","year":"1990"},{"key":"ref63","doi-asserted-by":"publisher","DOI":"10.1109\/ACSSC.2009.5470086"},{"key":"ref64","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2006.888404"},{"key":"ref65","doi-asserted-by":"publisher","DOI":"10.1109\/AERO.2009.4839512"},{"key":"ref66","year":"2012","journal-title":"Equalization for High-Speed Serial Interfaces in Xilinx 7 Series FPGA Transceivers"},{"key":"ref67","author":"thompson","year":"1996","journal-title":"Hardware Evolution Automatic Design of Electronic Circuits in Reconfigurable Hardware by Artificial Evolution"},{"key":"ref68","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996819"},{"key":"ref69","doi-asserted-by":"publisher","DOI":"10.1145\/1508128.1508133"},{"key":"ref197","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1986.1676819"},{"key":"ref198","year":"2004"},{"key":"ref199","year":"2006"},{"key":"ref193","year":"2014","journal-title":"Anadigm Apex dpASP Family User Manual"},{"key":"ref194","doi-asserted-by":"publisher","DOI":"10.1109\/MELCON.2006.1653027"},{"key":"ref195","doi-asserted-by":"publisher","DOI":"10.1109\/5.231344"},{"key":"ref196","doi-asserted-by":"publisher","DOI":"10.1147\/rd.62.0227"},{"key":"ref95","first-page":"1537","article-title":"A programmable analogue and digital array for bio-inspired electronic design optimization at nano-scale silicon technology nodes","author":"trefzer","year":"0","journal-title":"Proc 45th Asilomar Conf Signals Syst Comput"},{"key":"ref94","first-page":"148","article-title":"Reconfigurable analog integrated circuit architecture based on switched-capacitor techniques","author":"lee","year":"0","journal-title":"Proc IEEE Int'l Conf on Innovative Systems in Silicon"},{"key":"ref190","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2006.1692872"},{"key":"ref93","first-page":"1","article-title":"Design methodology for analog circuit designs using proposed field programmable basic analog building blocks","author":"kapur","year":"0","journal-title":"Field-Programmable Technology (FPT) 2011 International Conference on"},{"key":"ref191","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2002.1012765"},{"key":"ref92","year":"2014","journal-title":"SmartFusion2 Product Brief"},{"key":"ref192","year":"2014","journal-title":"AN231E04 Datasheet rev 1 2 3rd Generation Dynamically Reconfigurable dpASP"},{"key":"ref91","author":"crockett","year":"2014","journal-title":"The Zynq Book"},{"key":"ref90","doi-asserted-by":"publisher","DOI":"10.2478\/eletel-2014-0002"},{"key":"ref98","doi-asserted-by":"publisher","DOI":"10.1109\/4.104162"},{"key":"ref99","doi-asserted-by":"crossref","DOI":"10.7551\/mitpress\/1836.001.0001","author":"parberry","year":"1994","journal-title":"Circuit Complexity and Neural Networks"},{"key":"ref96","doi-asserted-by":"publisher","DOI":"10.1109\/MSPEC.2008.4687366"},{"key":"ref97","article-title":"Assessment of the potential & maturity of selected emerging research memory technologies","author":"hutchby","year":"0","journal-title":"Proc Int Technology Roadmap for Semiconductors (ITRS) Workshop and ERD\/ERM Working Group Meeting"},{"key":"ref82","year":"2013","journal-title":"Zynq-7000 SoC and 7 Series Devices Memory Interface Solutions (v2 0)"},{"key":"ref81","year":"2011","journal-title":"Virtex-6 FPGA Memory Interface Solutions"},{"key":"ref84","year":"2014","journal-title":"UG389-Spartan-6 FPGA DSP48A1 Slice"},{"key":"ref83","first-page":"149","article-title":"Area and delay trade-offs in the circuit and architecture design of FPGAs","author":"kuon","year":"0","journal-title":"ACM FPGA Symp"},{"key":"ref80","year":"2009","journal-title":"Virtex-5 family overview"},{"key":"ref89","doi-asserted-by":"publisher","DOI":"10.1109\/5.58356"},{"key":"ref85","year":"2011","journal-title":"Quartus II Development Software Handbook 8 0"},{"key":"ref86","year":"2010","journal-title":"Xilinx Integrated Software Environment (ISE) Design Suite Documentation"},{"key":"ref87","doi-asserted-by":"publisher","DOI":"10.1109\/85.207740"},{"key":"ref88","author":"haykin","year":"2007","journal-title":"Neural Networks A Comprehensive Foundation"},{"key":"ref200","doi-asserted-by":"publisher","DOI":"10.1109\/MCAS.2012.2221520"},{"key":"ref101","author":"yang","year":"1991","journal-title":"Logic Synthesis and Optimization Benchmarks Version 3 0"},{"key":"ref100","doi-asserted-by":"publisher","DOI":"10.1109\/92.920839"},{"key":"ref209","doi-asserted-by":"publisher","DOI":"10.1109\/TCPMT.2013.2267208"},{"key":"ref203","doi-asserted-by":"publisher","DOI":"10.1109\/54.679209"},{"key":"ref204","first-page":"153","article-title":"Timing aware partitioning for multi-FPGA based logic simulation using top-down selective hierarchy flattening","author":"swaminathan","year":"0","journal-title":"Proc 2012 IEEE 30th Int Conf Comput Design (ICCD)"},{"key":"ref201","doi-asserted-by":"publisher","DOI":"10.1145\/319151.319166"},{"key":"ref202","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2004.53"},{"key":"ref207","first-page":"279","article-title":"Assembly and reliability challenges in 3D integration of 28 nm FPGA die on a large high density 65 nm passive interposer","author":"chaware","year":"0","journal-title":"Electron Compon and Tech Conf (ECTC) 2012 IEEE 62nd"},{"key":"ref208","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2012.2223553"},{"key":"ref205","doi-asserted-by":"publisher","DOI":"10.1109\/49.974663"},{"key":"ref206","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2006.890107"},{"key":"ref211","author":"lyke","year":"2004","journal-title":"Reconfigurable cellular arrays for molecular electronics"},{"key":"ref210","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2006.873612"},{"key":"ref212","doi-asserted-by":"publisher","DOI":"10.1561\/1000000005"},{"key":"ref213","author":"minsky","year":"1969","journal-title":"Perceptrons An Introduction to Computational Geometry"},{"key":"ref214","doi-asserted-by":"publisher","DOI":"10.1137\/1116025"},{"key":"ref215","doi-asserted-by":"publisher","DOI":"10.1109\/MSP.2012.2211477"},{"key":"ref216","first-page":"227","article-title":"Architecture description and packing for logic blocks with hierarchy, modes and complex interconnect","author":"luu","year":"0","journal-title":"Proc ACM\/SIGDA 12th Int Symp Field Programmable Gate Arrays"},{"key":"ref217","doi-asserted-by":"publisher","DOI":"10.1145\/2145694.2145708"},{"key":"ref218","doi-asserted-by":"publisher","DOI":"10.1109\/54.655177"},{"key":"ref219","first-page":"69","article-title":"Balancing interconnect and computation in a reconfigurable computing array (or, why you don't really want 100% LUT utilization)","author":"dehon","year":"0","journal-title":"Proc 1999 ACM\/SIGDA 7th Int Symp Field programmable gate arrays (FPGA '99)"},{"key":"ref220","first-page":"579","article-title":"Not necessarily more switches more routability [sic.]","author":"wu","year":"0","journal-title":"Proc 1997 Asia and South Pacific Design Autom Conf"},{"key":"ref222","author":"peterson","year":"2013","journal-title":"Developing tamper resistant designs with Xilinx Virtex-6 and 7 series FPGAs"},{"key":"ref221","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2331672"},{"key":"ref224","year":"2012","journal-title":"Microsemi ProASIC3 FPGA Security Overview"},{"key":"ref223","first-page":"23","article-title":"Breakthrough silicon scanning discovers backdoor in military chip","author":"skorobogatov","year":"0","journal-title":"Proc Workshop Cryptographic Hardware and Embedded Systems (CHES '05)"},{"key":"ref127","doi-asserted-by":"publisher","DOI":"10.2514\/6.2001-1503"},{"key":"ref126","article-title":"Your data center is a router: The case for reconfigurable optical circuit switched paths","author":"wang","year":"0","journal-title":"Proc ACM Hotnets-VIII"},{"key":"ref125","doi-asserted-by":"publisher","DOI":"10.1109\/GLOCOM.1996.594380"},{"key":"ref124","doi-asserted-by":"publisher","DOI":"10.1109\/LPT.2012.2207100"},{"key":"ref129","doi-asserted-by":"publisher","DOI":"10.1109\/MRA.2007.339607"},{"key":"ref128","doi-asserted-by":"publisher","DOI":"10.1109\/TMECH.2010.2089529"},{"key":"ref130","doi-asserted-by":"publisher","DOI":"10.1109\/ROBOT.2010.5509214"},{"key":"ref133","article-title":"Cellular-satellite, a different kind of final frontier","author":"lyke","year":"0","journal-title":"22nd Annual AIAA-USU Small Satellite Conference"},{"key":"ref134","doi-asserted-by":"publisher","DOI":"10.1109\/IROS.2009.5354051"},{"key":"ref131","doi-asserted-by":"publisher","DOI":"10.1109\/ICMA.2010.5589353"},{"key":"ref132","doi-asserted-by":"publisher","DOI":"10.1109\/IROS.2005.1545376"},{"key":"ref136","first-page":"171","article-title":"A method for designing metamorphic mechanisms and its application","author":"zhang wuxiang","year":"0","journal-title":"Proc ASME\/IFToMM Int Conf Reconfigurable Mechanisms and Robots 2009 (ReMAR 2009)"},{"key":"ref135","doi-asserted-by":"publisher","DOI":"10.1109\/TMECH.2002.806221"},{"key":"ref138","doi-asserted-by":"publisher","DOI":"10.1109\/IROS.1998.727303"},{"key":"ref137","article-title":"Guided self-assembly for protosat combination","author":"brault","year":"2003","journal-title":"AIAA 2003 Responsive Space Conf"},{"key":"ref139","doi-asserted-by":"publisher","DOI":"10.1109\/AIM.2014.6878113"},{"key":"ref140","first-page":"2243","article-title":"Mechatronics design of a modular self-reconfigurable and self-repair robot","author":"qiuxuan","year":"0","journal-title":"Proc 2007 IEEE Int Conf Control and Automation (ICCA 2007)"},{"key":"ref141","doi-asserted-by":"publisher","DOI":"10.1109\/IROS.2006.282264"},{"key":"ref142","doi-asserted-by":"publisher","DOI":"10.1109\/JSYST.2013.2281124"},{"key":"ref143","doi-asserted-by":"publisher","DOI":"10.1039\/b410720a"},{"key":"ref2","article-title":"A thousand kilobots self-assemble into complex shapes","author":"ackerman","year":"2014","journal-title":"IEEE Spectrum"},{"key":"ref144","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2003.813570"},{"key":"ref1","author":"cameron","year":"1991","journal-title":"Terminator 2 Judgment Day"},{"key":"ref145","doi-asserted-by":"publisher","DOI":"10.1039\/c3lc50243k"},{"key":"ref109","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2012.2188249"},{"key":"ref108","doi-asserted-by":"publisher","DOI":"10.1109\/22.734501"},{"key":"ref107","doi-asserted-by":"publisher","DOI":"10.1109\/6668.969936"},{"key":"ref106","first-page":"111","article-title":"RF FPGA for 0.4 to 18 GHz DoD multi-function systems","author":"lee","year":"0","journal-title":"Proc 38th Government Microcircuit Appl and Critical Technology Conf Microelectronics for Net-Enabled and Cyber Transformational Technologies (GOMACTech-13)"},{"key":"ref105","first-page":"43","article-title":"FPGA Architecture for RF transceiver system and mixed-signal low cost tests","author":"koren","year":"0","journal-title":"Proc 12th IEEE European Test Symp (ETS 07)"},{"key":"ref104","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2015.2396000"},{"key":"ref103","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2015.2396903"},{"key":"ref102","doi-asserted-by":"publisher","DOI":"10.1109\/MMM.2009.933592"},{"key":"ref111","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-031-01540-3","author":"costantine","year":"2013","journal-title":"Design of Reconfigurable Antennas Using Graph Models"},{"key":"ref112","first-page":"122","article-title":"Novel RF-MEMS widely-reconfigurable directional coupler","author":"ocera","year":"0","journal-title":"Proc 2007 Eur Microwave Conf"},{"key":"ref110","doi-asserted-by":"crossref","first-page":"179","DOI":"10.1109\/43.573832","article-title":"A performance and routability-driven router for FPGAs considering path delays","volume":"16","author":"lee","year":"1997","journal-title":"IEEE Trans Comput -Aided Design of Integr Circuits and Syst"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2013.31"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/MIC.2014.42"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1147\/JRD.2014.2298134"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/CISS.2014.6814134"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/MMM.2011.2173987"},{"key":"ref15","author":"laws","year":"2012","journal-title":"Advanced Micro Devices (AMD) 22V10 Programmable Array Logic (PAL) Development Team Oral History Panel"},{"key":"ref16","author":"christensen","year":"1997","journal-title":"The Innovator's Dilemma When New Technologies Cause Great Firms to Fail"},{"key":"ref118","doi-asserted-by":"publisher","DOI":"10.1109\/JSTQE.2004.841705"},{"key":"ref17","year":"2014","journal-title":"Fusion Family of Mixed-Signal FPGAs"},{"key":"ref117","doi-asserted-by":"publisher","DOI":"10.1109\/68.736392"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.808298"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1016\/0167-2789(91)90296-L"},{"key":"ref119","doi-asserted-by":"publisher","DOI":"10.1364\/OL.34.000515"},{"key":"ref114","doi-asserted-by":"publisher","DOI":"10.1109\/LMWC.2012.2200099"},{"key":"ref113","doi-asserted-by":"publisher","DOI":"10.1109\/MWSYM.2007.380517"},{"key":"ref116","article-title":"Cell-based architecture for adaptive wiring panels: A first prototype","volume":"10","author":"murray","year":"2013","journal-title":"J Aerosp Inf Syst"},{"key":"ref115","doi-asserted-by":"publisher","DOI":"10.1109\/APEC.2004.1295791"},{"key":"ref120","article-title":"A reconfigurable plasmofluidic lens","author":"chenglong","year":"2013","journal-title":"Nature Commun"},{"key":"ref121","author":"soref","year":"2010"},{"key":"ref122","doi-asserted-by":"publisher","DOI":"10.1155\/2011\/627802"},{"key":"ref123","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.184"}],"container-title":["Proceedings of the IEEE"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/5\/7086369\/07086420.pdf?arnumber=7086420","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,8,9]],"date-time":"2023-08-09T13:37:52Z","timestamp":1691588272000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7086420\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,3]]},"references-count":224,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/jproc.2015.2397832","relation":{},"ISSN":["0018-9219","1558-2256"],"issn-type":[{"value":"0018-9219","type":"print"},{"value":"1558-2256","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,3]]}}}