{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,22]],"date-time":"2026-07-22T12:15:25Z","timestamp":1784722525512,"version":"3.55.0"},"reference-count":37,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2015,3,1]],"date-time":"2015-03-01T00:00:00Z","timestamp":1425168000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/OAPA.html"},{"start":{"date-parts":[[2015,3,1]],"date-time":"2015-03-01T00:00:00Z","timestamp":1425168000000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/OAPA.html"}],"funder":[{"DOI":"10.13039\/100000001","name":"I\/UCRC Program of the National Science Foundation","doi-asserted-by":"publisher","award":["1265957"],"award-info":[{"award-number":["1265957"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Proc. IEEE"],"published-print":{"date-parts":[[2015,3]]},"DOI":"10.1109\/jproc.2015.2404212","type":"journal-article","created":{"date-parts":[[2015,4,15]],"date-time":"2015-04-15T18:50:59Z","timestamp":1429123859000},"page":"379-389","source":"Crossref","is-referenced-by-count":145,"title":["High-Reliability FPGA-Based Systems: Space, High-Energy Physics, and Beyond"],"prefix":"10.1109","volume":"103","author":[{"given":"Michael","family":"Wirthlin","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2008.2001422"},{"key":"ref32","author":"carmichael","year":"2000","journal-title":"Correcting Single-Event Upsets Through Virtex Partial Configuration"},{"key":"ref31","first-page":"1","article-title":"Using duplication with compare for on-line error detection in FPGA-based designs","author":"johnson","year":"0","journal-title":"Proc IEEE Aerosp Conf"},{"key":"ref30","author":"snodgrass","year":"2006","journal-title":"Low-power fault tolerance for spacecraft FPGA-based numerical computing"},{"key":"ref37","article-title":"Reliability of antifuse-based field programmable gate arrays for military and aerospace applications","author":"mccollum","year":"0","journal-title":"MAPLD"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/RADECS.2001.1159293"},{"key":"ref35","first-page":"63p","article-title":"Evaluating TMR techniques in the presence of single event upsets","author":"rollins","year":"0","journal-title":"Proc 6th Annu Int Conf Military Aerosp Program Logic Devices"},{"key":"ref34","author":"mcmurtrey","year":"2008","journal-title":"Estimating TMR Reliability on FPGAs Using Markov Models"},{"key":"ref10","article-title":"Radiation tolerant flash FPGA","author":"mccollum","year":"2001"},{"key":"ref11","author":"o'neill","year":"2013","journal-title":"Technology roadmap for digital space flight products"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/23.658966"},{"key":"ref13","first-page":"30p","article-title":"Radiation testing update, SEU mitigation, availability analysis of the Virtex FPGA for space reconfigurable computing","author":"fuller","year":"0","journal-title":"Proc 4th Annu Conf Military Aerosp Program Logic Devices"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/23.340560"},{"key":"ref15","article-title":"The Cibola flight experiment","author":"quinn","year":"2014","journal-title":"ACM Trans Reconfig Technol Syst"},{"key":"ref16","year":"2006","journal-title":"Measurement and Reporting of Alpha Particle and Terrestrial Cosmic Ray-Induced Soft Errors in Semiconductor Devices"},{"key":"ref17","author":"swift","year":"2013","journal-title":"Virtex-5QV static SEU characterization summary"},{"key":"ref18","author":"swift","year":"2013","journal-title":"Virtex-5QV Architectural Features SEU Characterization Summary"},{"key":"ref19","year":"2014","journal-title":"7 Series FPGAs Overview"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2006.82"},{"key":"ref4","first-page":"49","article-title":"A space-based reconfigurable radio","author":"caffrey","year":"2002","journal-title":"Proc Int Conf Eng Reconfig Syst Algorithms"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/24.488925"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.884574"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2005.61"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/RADECS.2013.6937382"},{"key":"ref5","author":"red","year":"2009","journal-title":"Single Event Upsets in SRAM FPGA Based Readout Electronics for the Time Projection Chamber in the ALICE Experiment"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2003.813129"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2006.885952"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/508352.508353"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/AERO.2009.4839526"},{"key":"ref1","author":"hauck","year":"2007","journal-title":"Reconfigurable Computing The Theory and Practice of FPGA-Based Computation"},{"key":"ref20","first-page":"68","article-title":"Single-event upset simulation on an FPGA","author":"johnson","year":"2002","journal-title":"Proc Int Conf Eng Reconfig Syst Algorithms"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/REDW.2003.1281354"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2006.886043"},{"key":"ref24","author":"carmichael","year":"2001","journal-title":"Triple Module Redundancy Design Techniques for Virtex FPGAs"},{"key":"ref23","year":"2012","journal-title":"Radiation-Hardened Space-Grade Virtex-5QV Family Overview"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2007.910871"},{"key":"ref25","author":"johnson","year":"2010","journal-title":"Synchronization voter insertion algorithms for FPGA designs using triple modular redundancy"}],"container-title":["Proceedings of the IEEE"],"original-title":[],"link":[{"URL":"http:\/\/ieeexplore.ieee.org\/ielaam\/5\/7086369\/7086415-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/5\/7086369\/07086415.pdf?arnumber=7086415","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,8]],"date-time":"2022-04-08T18:55:54Z","timestamp":1649444154000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7086415\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,3]]},"references-count":37,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/jproc.2015.2404212","relation":{},"ISSN":["0018-9219","1558-2256"],"issn-type":[{"value":"0018-9219","type":"print"},{"value":"1558-2256","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,3]]}}}