{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,1]],"date-time":"2026-03-01T02:53:59Z","timestamp":1772333639998,"version":"3.50.1"},"reference-count":90,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2015,7,1]],"date-time":"2015-07-01T00:00:00Z","timestamp":1435708800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Proc. IEEE"],"published-print":{"date-parts":[[2015,7]]},"DOI":"10.1109\/jproc.2015.2433954","type":"journal-article","created":{"date-parts":[[2015,6,5]],"date-time":"2015-06-05T19:05:11Z","timestamp":1433531111000},"page":"1197-1210","source":"Crossref","is-referenced-by-count":12,"title":["Monolithic 3-D FPGAs"],"prefix":"10.1109","volume":"103","author":[{"given":"Zhiping","family":"Zhang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Young Yang","family":"Liauw","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chen","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S. Simon","family":"Wong","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref73","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2004.1332708"},{"key":"ref72","year":"2013","journal-title":"Virtex-7 FPGA Data Sheets"},{"key":"ref71","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2012.2226747"},{"key":"ref70","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2063444"},{"key":"ref76","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2012.6479020"},{"key":"ref77","doi-asserted-by":"publisher","DOI":"10.1109\/ICMTS.2013.6528175"},{"key":"ref74","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2009.5424287"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/MMW.2004.1380277"},{"key":"ref75","first-page":"228","article-title":"Programmable cell array using rewritable solid-electrolyte switch integrated in 90 nm CMOS","author":"miyamura","year":"0","journal-title":"IEEE Int Solid State Circuit Conf Dig Tech Papers"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2007.4418930"},{"key":"ref78","doi-asserted-by":"publisher","DOI":"10.1109\/54.655178"},{"key":"ref79","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.810003"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2008.4681660"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2014.6894422"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2013.6572293"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2013.6724663"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2012.6176703"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1145\/1723112.1723158"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2010.5434010"},{"key":"ref34","author":"kaajakari","year":"2009","journal-title":"Practical MEMS"},{"key":"ref60","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2008.4796645"},{"key":"ref62","doi-asserted-by":"publisher","DOI":"10.1587\/elex.10.20130772"},{"key":"ref61","first-page":"80","article-title":"Fabrication of a nonvolatile lookup-table circuit chip using magneto\/semiconductor-hybrid structure for an immediate-power-up field programmable gate array","author":"suzuki","year":"0","journal-title":"Proc Symp VLSI Technology"},{"key":"ref63","doi-asserted-by":"publisher","DOI":"10.1143\/JJAP.51.04DM02"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1116\/1.3511473"},{"key":"ref64","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2012.6479129"},{"key":"ref27","article-title":"Smart-cut process for the production of thin semiconductor material films","author":"srikrishnan","year":"1999"},{"key":"ref65","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4020-5530-0_11"},{"key":"ref66","author":"yang","year":"1991","journal-title":"Logic Synthesis and Optimization Benchmarks Version 3 0"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2013.2266111"},{"key":"ref67","first-page":"213","article-title":"VPR: A new packing, placement and routing tool for FPGA research","author":"betz","year":"0","journal-title":"Proc 7th Int Workshop Field-Programm Logic Applicat"},{"key":"ref68","doi-asserted-by":"publisher","DOI":"10.1109\/ICICDT.2013.6563308"},{"key":"ref69","first-page":"93","article-title":"rFPGA: CMOS-nano hybrid FPGA using RRAM components","author":"liu","year":"0","journal-title":"Proc IEEE Int Symp Nanoscale Arch"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2012.2223593"},{"key":"ref1","year":"0","journal-title":"International Technology Roadmap for Semiconductors (ITRS) 2013"},{"key":"ref20","article-title":"Three-dimensional processor using transferred thin film circuits","author":"zavracky","year":"1997"},{"key":"ref22","first-page":"232","article-title":"Monolithic 3D chip integrated with 500 ns NVM, 3 ps logic circuits and SRAM","author":"shen","year":"0","journal-title":"Tech Dig IEEE Int Electron Devices Meeting"},{"key":"ref21","first-page":"265","article-title":"Highly area efficient and cost effective double stacked S3 (stacked single-crystal Si) peripheral CMOS SSTFT and SRAM cell technology for 512M bit density SRAM","author":"jung","year":"0","journal-title":"Tech Dig IEEE Int Electron Devices Meeting"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2014.7047016"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2014.7047121"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2006.883286"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2004.841861"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1016\/j.jpdc.2013.08.003"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/.2006.1629510"},{"key":"ref90","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593140"},{"key":"ref59","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2010.80"},{"key":"ref58","first-page":"233","article-title":"Design of a lookup table circuit based on TMR logic and its application to an immediate wake-upable FPGA","volume":"j92 c","author":"suzuki","year":"2009","journal-title":"IEICE Trans Electron (Japanese Edition)"},{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.1143\/JJAP.51.11PB02"},{"key":"ref56","first-page":"123","article-title":"Magnetic tunneling junction based FPGA","author":"bruchon","year":"0","journal-title":"Proc ACM\/SIGDA Int Symp Field Programm Gate Arrays"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1143\/JJAP.51.02BD01"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1143\/JJAP.48.043001"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2192661"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2006.346730"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2259512"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/333032.333037"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2010.07.113"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/92.902261"},{"key":"ref13","author":"wu","year":"2011","journal-title":"3D IC Stacking Technology"},{"key":"ref14","year":"2015","journal-title":"All Programmable 3D Ics"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2013.6718318"},{"key":"ref82","article-title":"Field programmable gate array utilizing two-terminal non-volatile memory","author":"nazarian","year":"2014"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1149\/1.2982853"},{"key":"ref81","doi-asserted-by":"publisher","DOI":"10.1145\/1216919.1216921"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2011.6131506"},{"key":"ref84","author":"liauw","year":"2012","journal-title":"Nonvolatile monolithic three-dimensional field programmable gate array with stacked resistive configuration memory"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/VTSA.2007.378923"},{"key":"ref83","year":"2000","journal-title":"Virtex-II Platform FPGA Handbook"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.1993.347327"},{"key":"ref80","article-title":"Improvements in low temperature ( $<$ 625 $^{\\circ}$C) FDSOI devices down to 30 nm gate length","author":"xu","year":"0","journal-title":"Proc IEEE Int Symp VLSI Technol Syst Appl"},{"key":"ref89","doi-asserted-by":"publisher","DOI":"10.1109\/5.929647"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2014.6894339"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593188"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-5145-4"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-1421-3"},{"key":"ref85","first-page":"219","article-title":"World's first monolithic 3D-FPGA with TFT SRAM over 90 nm 9 layer Cu CMOS","author":"naito","year":"0","journal-title":"Proc IEEE Symp VLSI Technol"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2009.5280818"},{"key":"ref86","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2012.6177067"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1561\/1000000005"},{"key":"ref49","author":"kawahara","year":"2012","journal-title":"Green Computing With Emerging Memory"},{"key":"ref87","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2014.7047120"},{"key":"ref88","first-page":"142","article-title":"Impact of memory architecture on FPGA energy consumption","author":"kadric","year":"0","journal-title":"Proc ACM\/SIGDA Int Symp Field Programm Gate Arrays"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1117201.1117219"},{"key":"ref46","first-page":"729","article-title":"10 $\\times$ 10 nm $^2$ Hf\/HfOx crossbar resistive RAM with excellent performance, reliability and low-energy operation","author":"govoreanu","year":"0","journal-title":"Tech Dig IEEE Int Electron Devices Meeting"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2012.2190369"},{"key":"ref48","first-page":"403","article-title":"Polymer solid-electrolyte (PSE) switch embedded in 90 nm CMOS with forming-free and 10 nsec programming for low power, nonvolatile programmable logic (NPL)","author":"tada","year":"0","journal-title":"Tech Dig IEEE Int Electron Devices Meeting"},{"key":"ref47","first-page":"22","article-title":"Forming-free nitrogen-doped AlOx RRAM with sub-uA programming current","author":"kim","year":"0","journal-title":"Proc Symp VLSI Technology"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2008.4796601"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/MEMSYS.2010.5442421"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2012.6479023"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2005.1609379"}],"container-title":["Proceedings of the IEEE"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/5\/7128427\/07118639.pdf?arnumber=7118639","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T16:47:10Z","timestamp":1642006030000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7118639\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,7]]},"references-count":90,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/jproc.2015.2433954","relation":{},"ISSN":["0018-9219","1558-2256"],"issn-type":[{"value":"0018-9219","type":"print"},{"value":"1558-2256","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,7]]}}}