{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,17]],"date-time":"2026-07-17T05:34:33Z","timestamp":1784266473651,"version":"3.55.0"},"reference-count":95,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2015,8,1]],"date-time":"2015-08-01T00:00:00Z","timestamp":1438387200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation (NSF)","doi-asserted-by":"publisher","award":["CNS-1054744"],"award-info":[{"award-number":["CNS-1054744"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"National Science Foundation (NSF)","doi-asserted-by":"publisher","award":["1441757"],"award-info":[{"award-number":["1441757"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"National Science Foundation (NSF)","doi-asserted-by":"publisher","award":["1002237"],"award-info":[{"award-number":["1002237"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Semiconductor Research Corporation (SRC)","award":["2014-EP-2575"],"award-info":[{"award-number":["2014-EP-2575"]}]},{"name":"Semiconductor Research Corporation (SRC)","award":["2013-HJ-2442"],"award-info":[{"award-number":["2013-HJ-2442"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Proc. IEEE"],"published-print":{"date-parts":[[2015,8]]},"DOI":"10.1109\/jproc.2015.2434888","type":"journal-article","created":{"date-parts":[[2015,7,15]],"date-time":"2015-07-15T14:55:06Z","timestamp":1436972106000},"page":"1311-1330","source":"Crossref","is-referenced-by-count":199,"title":["Emerging Trends in Design and Applications of Memory-Based Computing and Content-Addressable Memories"],"prefix":"10.1109","volume":"103","author":[{"given":"Robert","family":"Karam","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ruchir","family":"Puri","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Swaroop","family":"Ghosh","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Swarup","family":"Bhunia","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref73","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2011.6131488"},{"key":"ref72","doi-asserted-by":"publisher","DOI":"10.1021\/nl904092h"},{"key":"ref71","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2011.2147791"},{"key":"ref70","doi-asserted-by":"crossref","first-page":"919","DOI":"10.1038\/78829","article-title":"Competitive Hebbian learning through spike-timing-dependent synaptic plasticity","volume":"3","author":"song","year":"2000","journal-title":"Nature Neurosci"},{"key":"ref76","doi-asserted-by":"crossref","first-page":"498","DOI":"10.1049\/ip-g-2.1992.0078","article-title":"100 mbit\/s adaptive data compressor design using selectively shiftable content-addressable memory","volume":"139","author":"jones","year":"1992","journal-title":"Circuits Devices and Systems IEE Proceedings G"},{"key":"ref77","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2049867"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2012.2198876"},{"key":"ref74","doi-asserted-by":"publisher","DOI":"10.1109\/4.34085"},{"key":"ref38","doi-asserted-by":"crossref","first-page":"190","DOI":"10.1126\/science.1145799","article-title":"Magnetic domain-wall racetrack memory","volume":"320","author":"parkin","year":"2008","journal-title":"Science"},{"key":"ref75","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cds:19951443"},{"key":"ref78","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155660"},{"key":"ref79","doi-asserted-by":"publisher","DOI":"10.1145\/1852102.1852106"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1038\/nature06932"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TCT.1971.1083337"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/NVMSA.2014.6927206"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.809515"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2012.2190369"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1557\/mrs2004.235"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1088\/0143-0807\/30\/4\/001"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/MSPEC.2008.4687366"},{"key":"ref60","doi-asserted-by":"publisher","DOI":"10.1109\/INFCOM.1993.253403"},{"key":"ref62","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2004.46"},{"key":"ref61","first-page":"174","article-title":"Gigabit rate packet pattern-matching using TCAM","author":"yu","year":"0","journal-title":"Proc 12th IEEE Int Conf Netw Protocols"},{"key":"ref63","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2005.1515762"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/12.888055"},{"key":"ref64","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2011.2166369"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.818139"},{"key":"ref65","doi-asserted-by":"publisher","DOI":"10.1016\/j.neunet.2010.05.001"},{"key":"ref66","doi-asserted-by":"publisher","DOI":"10.1073\/pnas.79.8.2554"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2082270"},{"key":"ref67","doi-asserted-by":"publisher","DOI":"10.1109\/21.87054"},{"key":"ref68","doi-asserted-by":"publisher","DOI":"10.1109\/72.159058"},{"key":"ref69","doi-asserted-by":"publisher","DOI":"10.1017\/CBO9780511754494"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2332538"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391670"},{"key":"ref20","first-page":"387","article-title":"200 MHz\/200 MSPS 3.2 W at 1.5 V Vdd, 9.4 Mbits ternary CAM with new charge injection match detect circuits and bank selection scheme","author":"kasai","year":"0","journal-title":"Proc IEEE Custom Integr Circuits Conf"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.818139"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1997.621492"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2001932"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2004.1329351"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2006.320819"},{"key":"ref25","first-page":"116","article-title":"1 Gsearch\/sec ternary content addressable memory compiler with silicon-aware early-predict late-correct single-ended sensing","author":"arsovski","year":"0","journal-title":"Proc Symp VLSI Circuits"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-31494-0_27"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.888349"},{"key":"ref95","author":"narasimhan","year":"2012","journal-title":"Ultralow-power and robust implantable neural interfaces An algorithm-architecture-circuit co-design approach"},{"key":"ref94","first-page":"76","article-title":"Content-aware encoding for improving energy efficiency in resistive random access memory","author":"hajimiri","year":"0","journal-title":"Proc IEEE\/ACM Int Symp Nanoscale Architect"},{"key":"ref93","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2014.2357777"},{"key":"ref92","author":"ditmar","year":"2000","journal-title":"A Dynamically Reconfigurable FPGA-Based Content Addressable Memory for IP Characterization"},{"key":"ref91","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-45591-4_122"},{"key":"ref90","first-page":"880","article-title":"Nanoscale reconfigurable computing using non-volatile 2-D STTRAM array","author":"paul","year":"0","journal-title":"Proc 9th IEEE Conf Nanotechnol"},{"key":"ref59","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2319192"},{"key":"ref58","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2007.4405801"},{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.1109\/MTDT.2009.20"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2292055"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2012.6243781"},{"key":"ref54","first-page":"240","article-title":"13.6 A 28 nm 400 MHz 4-parallel 1.6 Gsearch\/s 80MB ternary CAM","author":"nii","year":"0","journal-title":"IEEE Int IEEE Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2015.7063054"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1109\/ISMVL.2006.6"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/NVMT.2004.1380799"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.914330"},{"key":"ref11","doi-asserted-by":"crossref","first-page":"94","DOI":"10.1126\/science.289.5476.94","article-title":"Carbon nanotube-based nonvolatile random access memory for molecular computing","volume":"289","author":"rueckes","year":"2000","journal-title":"Science"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-96552-4"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/PGEC.1966.264358"},{"key":"ref14","author":"stevens","year":"1993","journal-title":"TCP\/IP Illustrated (1) The Protocols"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.17487\/rfc1519"},{"key":"ref82","doi-asserted-by":"publisher","DOI":"10.1109\/IEMBS.2008.4649085"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2316241"},{"key":"ref81","doi-asserted-by":"publisher","DOI":"10.1109\/CNE.2007.369760"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ICC.2006.254712"},{"key":"ref84","doi-asserted-by":"crossref","first-page":"289","DOI":"10.1145\/173682.165164","article-title":"Transactional memory: Architectural support for lock-free data structures","volume":"21","author":"herlihy","year":"1993","journal-title":"ACM SIGARCH Comput Architect News"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/40.903060"},{"key":"ref83","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.864128"},{"key":"ref19","article-title":"Circuit and method for performing variable width searches in a content addressable memory","author":"gillingham","year":"2004"},{"key":"ref80","doi-asserted-by":"publisher","DOI":"10.1108\/eb046814"},{"key":"ref89","doi-asserted-by":"publisher","DOI":"10.1109\/12.859540"},{"key":"ref4","article-title":"Transactional memory going mainstream with Intel Haswell","author":"bright","year":"2012","journal-title":"ARS Technica"},{"key":"ref3","article-title":"IBM's new transactional memory: Make-or-break time for multithreaded revolution","author":"bright","year":"2011","journal-title":"ARS Technica"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/NANOARCH.2009.5226362"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2003.818327"},{"key":"ref85","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2012.22"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.837962"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/ICCCT.2013.6749593"},{"key":"ref86","doi-asserted-by":"publisher","DOI":"10.1145\/1961296.1950373"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1080\/10584580490459954"},{"key":"ref87","doi-asserted-by":"publisher","DOI":"10.1145\/2628071.2628086"},{"key":"ref88","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1996.564808"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"293","DOI":"10.1109\/JSSC.2004.837974","article-title":"A 0.18- $\\mu$m 3.0-v 64-mb nonvolatile phase-transition random access memory (PRAM)","volume":"40","author":"cho","year":"2005","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/ISMVL.2011.41"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1143\/JJAP.49.04DM05"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/NanoArch.2013.6623050"},{"key":"ref47","article-title":"ReRAM-based 4T2R nonvolatile TCAM with 7 $\\times$ NVM-stress reduction, 4 $\\times$ improvement in speed-wordlength-capacity for normally-off instant-on filter-based search engines used in big-data processing","author":"huang","year":"0","journal-title":"Symp VLSI Circuits Dig Tech Papers"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1063\/1.3054174"},{"key":"ref41","author":"fung","year":"2004","journal-title":"Low power circuits for multiple match resolution and detection in ternary CAMs"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2005.1609379"},{"key":"ref43","article-title":"Ferroelectric memory with multiple-value storage states","author":"kamisawa","year":"1994"}],"container-title":["Proceedings of the IEEE"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/5\/7158995\/07159147.pdf?arnumber=7159147","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T11:46:55Z","timestamp":1641988015000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7159147\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,8]]},"references-count":95,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/jproc.2015.2434888","relation":{},"ISSN":["0018-9219","1558-2256"],"issn-type":[{"value":"0018-9219","type":"print"},{"value":"1558-2256","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,8]]}}}