{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,13]],"date-time":"2026-01-13T22:33:31Z","timestamp":1768343611557,"version":"3.49.0"},"reference-count":53,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2015,11,1]],"date-time":"2015-11-01T00:00:00Z","timestamp":1446336000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"Spanish Ministry for Economy and Competitiveness and the European Union","award":["TIN2013-46181-C2-1-R"],"award-info":[{"award-number":["TIN2013-46181-C2-1-R"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Proc. IEEE"],"published-print":{"date-parts":[[2015,11]]},"DOI":"10.1109\/jproc.2015.2456189","type":"journal-article","created":{"date-parts":[[2015,9,24]],"date-time":"2015-09-24T18:37:44Z","timestamp":1443119864000},"page":"2061-2075","source":"Crossref","is-referenced-by-count":13,"title":["RTL Synthesis: From Logic Synthesis to Automatic Pipelining"],"prefix":"10.1109","volume":"103","author":[{"given":"Jordi","family":"Cortadella","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Marc","family":"Galceran-Oms","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mike","family":"Kishinevsky","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sachin S.","family":"Sapatnekar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","first-page":"204","article-title":"A theory of asynchronous circuits","author":"muller","year":"0","journal-title":"Proc Int Symp Theory Switch"},{"key":"ref38","first-page":"289","article-title":"Asynchronous logics and application to information processing","author":"muller","year":"0","journal-title":"Proc Symp Application of Switching Theory in Space Technology"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/FMCAD.2006.32"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379071"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2011.5763223"},{"key":"ref30","first-page":"341","article-title":"DAGON: Technology binding and local optimization by DAG matching","author":"keutzer","year":"0","journal-title":"Proc Design Automat Conf"},{"key":"ref37","first-page":"67","article-title":"Synthesis of delay-insensitive modules","author":"molnar","year":"0","journal-title":"Proc Chapel Hill Conf Very Large Scale Integration"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1007\/BFb0054295"},{"key":"ref35","first-page":"2","article-title":"An improved algorithm for minimum-area retiming","author":"maheshwari","year":"0","journal-title":"Proc ACM\/IEEE Design Autom Conf"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1007\/BF01759032"},{"key":"ref28","first-page":"471","article-title":"The semantics of a simple language for parallel programming","author":"kahn","year":"1974","journal-title":"Information Processing"},{"key":"ref27","first-page":"448","article-title":"Performance analysis of concurrent systems with early evaluation","author":"j\u00falvez","year":"0","journal-title":"Proc Int Conf Computer-Aided Design (ICCAD)"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2008.4681612"},{"key":"ref2","year":"1999","journal-title":"AMBA Specification (Rev 2 0)"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/1233501.1233627"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2010.5456910"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.2003.1183177"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/2043643.2043648"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/43.240075"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/1027084.1027087"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2002.1000291"},{"key":"ref25","year":"1987"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1145\/63526.63532"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.855944"},{"key":"ref53","first-page":"109","article-title":"Equivalence checking for synchronous elastic circuits","author":"wijayasekara","year":"0","journal-title":"Proc 3rd Int Conf Formal Methods Models Codesign (MEMOCODE)"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1007\/BF01788562"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1999.810667"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2030436"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/5.24143"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2007.152"},{"key":"ref13","author":"chatterjee","year":"2007","journal-title":"On Algorithms for Technology Mapping"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1016\/S0022-0000(71)80013-2"},{"key":"ref15","first-page":"416","article-title":"Synchronous elastic circuits with early evaluation and token counterflow","author":"cortadella","year":"0","journal-title":"Proc ACM\/IEEE Design Automat Conf (DAC)"},{"key":"ref16","first-page":"657","article-title":"Synthesis of synchronous elastic architectures","author":"cortadella","year":"0","journal-title":"Proc ACM\/IEEE Design Automation Conference (DAC)"},{"key":"ref17","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4020-8588-8","author":"coussy","year":"2008","journal-title":"High-Level Synthesis from Algorithm to Digital Circuit"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1002\/j.1538-7305.1956.tb03835.x"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/12.55696"},{"key":"ref4","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4613-2821-6","author":"brayton","year":"1984","journal-title":"Logic Minimization Algorithms for VLSI Synthesis"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/5.52213"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1016\/j.jcss.2010.06.011"},{"key":"ref5","first-page":"302","article-title":"Early output logic using anti-tokens","author":"brej","year":"0","journal-title":"Int Workshop on Logic Synthesis"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/43.945302"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1016\/0167-9260(93)90035-B"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1629988"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/SBCCI.2003.1232805"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1994.629770"},{"key":"ref45","article-title":"System timing","author":"seitz","year":"1980","journal-title":"Introduction to VLSI Systems"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4757-3385-3"},{"key":"ref47","first-page":"581","article-title":"Analysis of static data flow structures","volume":"88","author":"sokolov","year":"2008","journal-title":"Fundamenta Informaticae"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/43.573835"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2088950"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1016\/j.dam.2012.03.039"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/TSE.1980.230492"}],"container-title":["Proceedings of the IEEE"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/5\/7302610\/07275092.pdf?arnumber=7275092","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T15:58:43Z","timestamp":1642003123000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7275092\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,11]]},"references-count":53,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/jproc.2015.2456189","relation":{},"ISSN":["0018-9219","1558-2256"],"issn-type":[{"value":"0018-9219","type":"print"},{"value":"1558-2256","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,11]]}}}