{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,5]],"date-time":"2026-07-05T06:56:04Z","timestamp":1783234564250,"version":"3.54.6"},"reference-count":19,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2015,11,1]],"date-time":"2015-11-01T00:00:00Z","timestamp":1446336000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Proc. IEEE"],"published-print":{"date-parts":[[2015,11]]},"DOI":"10.1109\/jproc.2015.2476472","type":"journal-article","created":{"date-parts":[[2015,10,2]],"date-time":"2015-10-02T18:47:44Z","timestamp":1443811664000},"page":"2052-2060","source":"Crossref","is-referenced-by-count":19,"title":["Toward Unification of Synthesis and Verification in Topologically Constrained Logic Design"],"prefix":"10.1109","volume":"103","author":[{"given":"Masahiro","family":"Fujita","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/1806799.1806833"},{"key":"ref11","year":"0","journal-title":"Aiger"},{"key":"ref12","doi-asserted-by":"crossref","first-page":"75","DOI":"10.3233\/SAT190039","article-title":"PicoSAT essentials","volume":"4","author":"biere","year":"2008","journal-title":"J Satisfiability Boolean Model Comput"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/1168857.1168907"},{"key":"ref14","doi-asserted-by":"crossref","first-page":"444","DOI":"10.1007\/11499107_37","article-title":"FPGA logic synthesis using quantified boolean satisfiability","volume":"3569","author":"ling","year":"2005","journal-title":"Theory and Applications of Satisfiability Testing"},{"key":"ref15","doi-asserted-by":"crossref","first-page":"114","DOI":"10.1007\/978-3-642-31612-8_10","article-title":"Solving QBF with counterexample guided refinement","volume":"7317","author":"janota","year":"2012","journal-title":"Theory and Applications of Satisfiability Testing - SAT 2012"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2012.55"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2013.6691203"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2014.7035351"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC.2014.7004155"},{"key":"ref4","first-page":"32","article-title":"To SAT or not to SAT: Ashenhurst decomposition in a large scale","author":"lin","year":"0","journal-title":"Proc Design Autom Conf"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837398"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228425"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/217474.217604"},{"key":"ref8","first-page":"24","article-title":"ABC: An academic industrial-strength verification tool","author":"brayton","year":"0","journal-title":"Proc 22nd Int Conf Comput Aided Verificat"},{"key":"ref7","first-page":"428","article-title":"VIS: A system for verification and synthesis","author":"brayton","year":"0","journal-title":"Proc 8th Conf Comput Aided Verificat"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1687399.1687544"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2002.1167587"},{"key":"ref9","first-page":"679","article-title":"Topologically constrained logic synthesis","author":"sinha","year":"0","journal-title":"Proc Int Conf Comput -Aided Design"}],"container-title":["Proceedings of the IEEE"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/5\/7302610\/07287741.pdf?arnumber=7287741","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T15:58:43Z","timestamp":1642003123000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7287741\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,11]]},"references-count":19,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/jproc.2015.2476472","relation":{},"ISSN":["0018-9219","1558-2256"],"issn-type":[{"value":"0018-9219","type":"print"},{"value":"1558-2256","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,11]]}}}