{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,26]],"date-time":"2026-06-26T14:03:47Z","timestamp":1782482627574,"version":"3.54.5"},"reference-count":127,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2015,11,1]],"date-time":"2015-11-01T00:00:00Z","timestamp":1446336000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"name":"C-FAR"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Proc. IEEE"],"published-print":{"date-parts":[[2015,11]]},"DOI":"10.1109\/jproc.2015.2480849","type":"journal-article","created":{"date-parts":[[2015,10,15]],"date-time":"2015-10-15T18:34:42Z","timestamp":1444934082000},"page":"2133-2151","source":"Crossref","is-referenced-by-count":54,"title":["From Latency-Insensitive Design to Communication-Based System-Level Design"],"prefix":"10.1109","volume":"103","author":[{"given":"Luca P.","family":"Carloni","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1155\/2007\/39161"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.846371"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.854636"},{"key":"ref32","first-page":"227","article-title":"Performance optimization of latency insensitive systems through buffer queue sizing of communication channels","author":"lu","year":"0","journal-title":"Proc Int Conf Comput -Aided Design"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2003.1211355"},{"key":"ref30","first-page":"1291","article-title":"Exploiting local logic structures to optimize multi-core SoC floorplanning","author":"li","year":"0","journal-title":"Proc Conf Design Autom Test Eur"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1145\/1055137.1055163"},{"key":"ref36","first-page":"576","article-title":"A new approach to latency insensitive design","author":"casu","year":"2004","journal-title":"Proceedings 41st Design Automation Conference 2004 DAC"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2005.1464661"},{"key":"ref34","first-page":"570","article-title":"A method for correcting the functionality of a wire-pipelined circuit","author":"nookala","year":"2004","journal-title":"Proceedings 41st Design Automation Conference 2004 DAC"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.2008914"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/5.24143"},{"key":"ref29","author":"carloni","year":"2004","journal-title":"Latency-insensitive design"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/MEMCOD.2007.371256"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1016\/j.entcs.2005.05.036"},{"key":"ref21","doi-asserted-by":"crossref","first-page":"165","DOI":"10.1109\/TCAD.2008.2009157","article-title":"Leveraging local intra-core information to increase global performance in block-based design of systems-on-chip","volume":"28","author":"li","year":"2009","journal-title":"IEEE Trans Comput -Aided Design Integr Circuits Syst"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2002.1106763"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.825841"},{"key":"ref101","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2002.805821"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1016\/0304-3975(92)90052-H"},{"key":"ref100","first-page":"252","article-title":"A protocol for loosely time-triggered architectures","author":"benveniste","year":"0","journal-title":"Proc Int Conf Embedded Softw"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/337292.337441"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.4378787"},{"key":"ref51","first-page":"536","article-title":"$\\times$pipes: A latency insensitive parameterized network-on-chip architecture for multi-processor SoCs","author":"dall'osso","year":"0","journal-title":"Proc Int Conf Comput Design"},{"key":"ref59","doi-asserted-by":"publisher","DOI":"10.1109\/HOTI.2007.11"},{"key":"ref58","first-page":"37","article-title":"Towards performance-oriented pattern-based refinement of synchronous models onto NOC communication","author":"lu","year":"0","journal-title":"Proc 8th Euromicro Conf Digital System Design"},{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2005.1560072"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1269025"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2003.1240887"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1145\/1450135.1450183"},{"key":"ref53","first-page":"43","article-title":"A retrospective look at $\\times$pipes: The exciting ride from a design experience to a design platform for nanoscale networks-on-chip","author":"bertozzi","year":"0","journal-title":"Proc Int Conf Comput Design"},{"key":"ref52","first-page":"884","article-title":"$\\times$pipes compiler: A tool for instantiating application-specific NoCs","author":"jalabert","year":"0","journal-title":"Proc Conf Design Autom Test Eur"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2003.818378"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2007.364"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2002.805826"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/5.52213"},{"key":"ref5","first-page":"20","article-title":"No exponential is forever: But (forever) can be delayed!","author":"moore","year":"0","journal-title":"Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/5.915378"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.2010691"},{"key":"ref7","author":"villa","year":"1997","journal-title":"Synthesis of FSMs Logic Optimization"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/2.612245"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/2.976921"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379048"},{"key":"ref48","year":"2011","journal-title":"AMBA AXI and ACE Protocol Specification"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2002.997877"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.828127"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382586"},{"key":"ref44","first-page":"1","article-title":"Network on chip: An architecture for billion transistor era","volume":"31","author":"hemani","year":"0","journal-title":"Proc IEEE Norchip Conf"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1145\/1837274.1837352"},{"key":"ref127","article-title":"High-level synthesis walks the talk: Synthesizing a complete graphics processing application","author":"bollaert","year":"0","journal-title":"Proc Design Verif Conf"},{"key":"ref126","first-page":"31","article-title":"Transaction-accurate interface scheduling in high-level synthesis","author":"sanguinetti","year":"0","journal-title":"Proc ESLsyn Conf"},{"key":"ref125","author":"fingeroff","year":"2010","journal-title":"High-Level Synthesis Blue Book"},{"key":"ref124","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4020-8588-8","author":"coussy","year":"2008","journal-title":"High-Level Synthesis from Algorithm to Digital Circuit"},{"key":"ref73","doi-asserted-by":"publisher","DOI":"10.1145\/2435264.2435296"},{"key":"ref72","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2010.2089565"},{"key":"ref71","doi-asserted-by":"publisher","DOI":"10.1109\/43.700720"},{"key":"ref70","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2014.01.003"},{"key":"ref76","doi-asserted-by":"publisher","DOI":"10.1109\/5.740016"},{"key":"ref77","first-page":"3009","article-title":"The promise of macromodular systems","author":"clark","year":"0","journal-title":"Dig Papers 6th Annu IEEE Comput Soc Int Conf"},{"key":"ref74","doi-asserted-by":"publisher","DOI":"10.1109\/MEMCOD.2009.5185393"},{"key":"ref75","doi-asserted-by":"publisher","DOI":"10.1109\/MEMCOD.2011.5970521"},{"key":"ref78","doi-asserted-by":"publisher","DOI":"10.1145\/63526.63532"},{"key":"ref79","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2009.2030436"},{"key":"ref60","doi-asserted-by":"publisher","DOI":"10.1016\/j.entcs.2008.02.004"},{"key":"ref62","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2011.237"},{"key":"ref61","doi-asserted-by":"publisher","DOI":"10.1145\/2024724.2024840"},{"key":"ref63","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2003.07.002"},{"key":"ref64","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2005.1560209"},{"key":"ref65","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2003999"},{"key":"ref66","first-page":"98","article-title":"Take the highway: Design for embedded NoCs on FPGAs","author":"abdelfattah","year":"0","journal-title":"Proc Int Symp Field Programmable Gate Arrays"},{"key":"ref67","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2008.4681612"},{"key":"ref68","first-page":"657","article-title":"Synthesis of synchronous elastic architectures","author":"cortadella","year":"0","journal-title":"Proc Design Autom Conf"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/5.920580"},{"key":"ref69","doi-asserted-by":"publisher","DOI":"10.1145\/1973009.1973043"},{"key":"ref1","author":"kuhn","year":"2000","journal-title":"The Structure of Scientific Revolutions"},{"key":"ref109","doi-asserted-by":"publisher","DOI":"10.1145\/2145694.2145725"},{"key":"ref95","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-48320-9_13"},{"key":"ref108","doi-asserted-by":"publisher","DOI":"10.1155\/2010\/159367"},{"key":"ref94","doi-asserted-by":"publisher","DOI":"10.1109\/5.97297"},{"key":"ref107","doi-asserted-by":"publisher","DOI":"10.1145\/2554688.2554786"},{"key":"ref93","doi-asserted-by":"crossref","first-page":"70","DOI":"10.1007\/3-540-45352-0_8","article-title":"Threshold and bounded-delay voting in critical control systems","author":"caspi","year":"0","journal-title":"Proc Int Symp Formal Tech Real-Time Fault-Tolerant Syst"},{"key":"ref106","doi-asserted-by":"publisher","DOI":"10.1109\/TSE.2007.70718"},{"key":"ref92","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-45449-7_3"},{"key":"ref105","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2014.01.003"},{"key":"ref91","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2006.8"},{"key":"ref104","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2008.81"},{"key":"ref90","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-6778-7_3"},{"key":"ref103","doi-asserted-by":"publisher","DOI":"10.1145\/1017753.1017790"},{"key":"ref102","doi-asserted-by":"publisher","DOI":"10.1145\/1376804.1376811"},{"key":"ref111","doi-asserted-by":"publisher","DOI":"10.1145\/1872007.1872013"},{"key":"ref112","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2014.6927497"},{"key":"ref110","doi-asserted-by":"publisher","DOI":"10.1109\/MEMCOD.2008.4547707"},{"key":"ref98","doi-asserted-by":"publisher","DOI":"10.1142\/S0218126603000763"},{"key":"ref99","first-page":"243","article-title":"Formal refinement-checking in a system-level design methodology","volume":"62","author":"talpin","year":"2004","journal-title":"Fundamenta Informaticae"},{"key":"ref96","doi-asserted-by":"publisher","DOI":"10.1006\/inco.2000.9999"},{"key":"ref97","doi-asserted-by":"publisher","DOI":"10.1007\/s10703-006-7842-x"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2002.1044297"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/944645.944666"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2006.890107"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757323"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-48683-6_13"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1999.810667"},{"key":"ref118","author":"aarno","year":"2014","journal-title":"Software and System Development using Virtual Platforms"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/43.945302"},{"key":"ref82","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2006.320155"},{"key":"ref117","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2013.6691099"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/43.736561"},{"key":"ref81","doi-asserted-by":"publisher","DOI":"10.1109\/SOCC.2005.1554462"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/43.898830"},{"key":"ref84","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1629988"},{"key":"ref119","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2009.83"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1002\/0471723703"},{"key":"ref83","doi-asserted-by":"publisher","DOI":"10.1016\/j.entcs.2009.07.027"},{"key":"ref114","doi-asserted-by":"publisher","DOI":"10.1109\/43.898829"},{"key":"ref113","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2014.6927488"},{"key":"ref116","doi-asserted-by":"publisher","DOI":"10.1109\/MEMCOD.2007.371249"},{"key":"ref80","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.831476"},{"key":"ref115","author":"black","year":"2009","journal-title":"SystemC From the Ground Up"},{"key":"ref120","first-page":"641","article-title":"Compositional system-level design exploration with planning of high-level synthesis","author":"liu","year":"0","journal-title":"Proc Conf Design Autom Test Eur"},{"key":"ref89","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2252030"},{"key":"ref121","article-title":"Equivalence checking","author":"somenzi","year":"2006","journal-title":"Electronic Design Automation for Integrated Circuits Handbook"},{"key":"ref122","author":"ghenassia","year":"2006","journal-title":"Transaction-Level Modeling With SystemC"},{"key":"ref123","author":"bailey","year":"2010","journal-title":"TLM-Driven Design and Verification Methodology"},{"key":"ref85","article-title":"System timing","author":"seitz","year":"1980","journal-title":"Introduction to VLSI Systems"},{"key":"ref86","author":"chapiro","year":"1984","journal-title":"Globally-Asynchronous Locally-Synchronous Systems"},{"key":"ref87","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2015.2413759"},{"key":"ref88","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1269205"}],"container-title":["Proceedings of the IEEE"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/5\/7302610\/07299248.pdf?arnumber=7299248","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T15:58:43Z","timestamp":1642003123000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7299248\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,11]]},"references-count":127,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/jproc.2015.2480849","relation":{},"ISSN":["0018-9219","1558-2256"],"issn-type":[{"value":"0018-9219","type":"print"},{"value":"1558-2256","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,11]]}}}