{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,7]],"date-time":"2026-01-07T07:47:45Z","timestamp":1767772065591},"reference-count":58,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2015,11,1]],"date-time":"2015-11-01T00:00:00Z","timestamp":1446336000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Proc. IEEE"],"published-print":{"date-parts":[[2015,11]]},"DOI":"10.1109\/jproc.2015.2484299","type":"journal-article","created":{"date-parts":[[2015,10,23]],"date-time":"2015-10-23T16:04:10Z","timestamp":1445616250000},"page":"2004-2020","source":"Crossref","is-referenced-by-count":6,"title":["Technology-Dependent Logic Optimization"],"prefix":"10.1109","volume":"103","author":[{"given":"Rajeev","family":"Murgai","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1999.810703"},{"key":"ref38","first-page":"209","article-title":"On the complexity of minimum-delay gate resizing\/technology mapping under load-dependent delay model","author":"murgai","year":"0","journal-title":"Proc Int Workshop Logic Synthesis"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1995.480004"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/43.238607"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/43.644605"},{"key":"ref30","doi-asserted-by":"crossref","first-page":"352","DOI":"10.1145\/277044.277143","article-title":"A fast fanout optimization algorithm for near-continuous buffer libraries","author":"kung","year":"1998","journal-title":"Proceedings 1998 Design and Automation Conference 35th DAC (Cat No 98CH36175) DAC"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.2000.812615"},{"key":"ref36","first-page":"671","article-title":"An exact solution to simultaneous technology mapping and linear placement problem","author":"lou","year":"0","journal-title":"Proc Int Conf Comput -Aided Design"},{"key":"ref35","first-page":"31","article-title":"Concurrent logic restructuring and placement for timing closure","author":"lou","year":"0","journal-title":"Proc Int Conf Comput -Aided Design"},{"key":"ref34","first-page":"6","article-title":"Buffering large networks by Lagrangian relaxation","author":"liu","year":"0","journal-title":"Proc Int Workshop Logic Synthesis"},{"key":"ref28","first-page":"551","article-title":"Metrics for structural logic synthesis","author":"kudva","year":"0","journal-title":"Proc Int Conf Comput -Aided Design"},{"key":"ref27","first-page":"341","article-title":"Dagon: Technology binding and local optimization by DAG matching","author":"keutzer","year":"0","journal-title":"Proc Design Autom Conf"},{"key":"ref29","doi-asserted-by":"crossref","first-page":"348","DOI":"10.1145\/277044.277142","article-title":"Delay-optimal technology mapping by DAG covering","author":"kukimoto","year":"1998","journal-title":"Proceedings 1998 Design and Automation Conference 35th DAC (Cat No 98CH36175) DAC"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"362","DOI":"10.1145\/277044.277145","article-title":"Buffer insertion for noise and delay optimization","author":"alpert","year":"1998","journal-title":"Proceedings 1998 Design and Automation Conference 35th DAC (Cat No 98CH36175) DAC"},{"key":"ref1","first-page":"588","article-title":"Wire segmenting for improved buffer insertion","author":"alpert","year":"0","journal-title":"Proc Design Autom Conf"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1992.227754"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1976.1674574"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-0292-0_23"},{"key":"ref24","article-title":"Fast boolean matching for small practical functions","author":"huang","year":"0","journal-title":"Proc Int Workshop Logic Synthesis"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/2422.322412"},{"key":"ref26","first-page":"102","article-title":"An integrated algorithm for combined placement and libraryless technology mapping","author":"jiang","year":"0","journal-title":"Proc Int Conf Comput -Aided Design"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1988.25703"},{"key":"ref50","article-title":"Technology dependent timing optimization","author":"savoj","year":"0","journal-title":"Proc Int Workshop Logic Synthesis"},{"key":"ref51","first-page":"137","article-title":"A near-optimal technology mapping algorithm targeting routing congestion under delay constraints","author":"shelar","year":"0","journal-title":"Proc ACM Int Symp Phys Design"},{"key":"ref58","first-page":"260","article-title":"DRAGON2000: Standard-cell placement tool for large industry circuits","author":"yang","year":"0","journal-title":"Proc Int Conf Comput -Aided Design"},{"key":"ref57","author":"touati","year":"1990","journal-title":"Performance-oriented technology mapping"},{"key":"ref56","first-page":"1","article-title":"The theory of logical effort: Designing for speed on the back of an envelope","author":"sutherland","year":"0","journal-title":"Proc Adv Res VLSI"},{"key":"ref55","first-page":"216","article-title":"Congestion aware layout driven logic synthesis","author":"stok","year":"0","journal-title":"Proc Int Conf Comput -Aided Design"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2000.896512"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1990.114882"},{"key":"ref52","author":"singh","year":"1992","journal-title":"Performance optimization of digital circuits"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2005.1560122"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/43.476578"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1999.810646"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2003.810744"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1992.279398"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/240518.240658"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1147\/rd.285.0537"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2004.1337660"},{"key":"ref17","first-page":"116","article-title":"Technology mapping in MIS","author":"detjens","year":"0","journal-title":"Proc Int Conf Comput -Aided Design"},{"key":"ref18","author":"sentovich","year":"1992","journal-title":"SIS A system for sequential circuit synthesis"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/123186.123305"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.1986.1270229"},{"key":"ref3","first-page":"479","article-title":"Buffer insertion with accurate gate and interconnect delay computation","author":"alpert","year":"0","journal-title":"Proc Design Autom Conf"},{"key":"ref6","first-page":"69","article-title":"The fanout problem: From theory to practice","author":"berman","year":"0","journal-title":"Proc Decennial Caltech Conf Adv Res VLSI"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/EDAC.1990.136648"},{"key":"ref8","first-page":"270","article-title":"Layout-driven logic optimization","author":"carragher","year":"0","journal-title":"Proc Int Workshop Logic Synthesis"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1992.279337"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/43.248073"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2006.243959"},{"key":"ref46","author":"rudell","year":"1989","journal-title":"Logic synthesis for VLSI design"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1999.810704"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1998.144334"},{"key":"ref47","first-page":"128","article-title":"A DSM design flow: putting floorplanning, technology-mapping, and gate-placement together","author":"salek","year":"1998","journal-title":"Proceedings 1998 Design and Automation Conference 35th DAC (Cat No 98CH36175) DAC"},{"key":"ref42","first-page":"865","article-title":"Buffer placement in distributed RC-tree networks for minimum Elmore delay","author":"van ginneken","year":"0","journal-title":"Proc Int Symp Circuits Syst"},{"key":"ref41","first-page":"1","article-title":"Interconnect layout optimization by simultaneous Steiner tree construction and buffer insertion","author":"okamoto","year":"0","journal-title":"Proc ACM\/SIGDA Phys Design Workshop"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1145\/127601.127635"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2002.998370"}],"container-title":["Proceedings of the IEEE"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/5\/7302610\/07302633.pdf?arnumber=7302633","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T15:58:42Z","timestamp":1642003122000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7302633\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2015,11]]},"references-count":58,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/jproc.2015.2484299","relation":{},"ISSN":["0018-9219","1558-2256"],"issn-type":[{"value":"0018-9219","type":"print"},{"value":"1558-2256","type":"electronic"}],"subject":[],"published":{"date-parts":[[2015,11]]}}}