{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T16:39:25Z","timestamp":1781887165314,"version":"3.54.5"},"reference-count":107,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2016,10,1]],"date-time":"2016-10-01T00:00:00Z","timestamp":1475280000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"name":"ImPACT of CSTI"},{"name":"R&D Project for ICT Key Technology of MEXT"},{"DOI":"10.13039\/501100003050","name":"CIES by METI","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100003050","id-type":"DOI","asserted-by":"publisher"}]},{"name":"ACCEL under JST, Japan"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Proc. IEEE"],"published-print":{"date-parts":[[2016,10]]},"DOI":"10.1109\/jproc.2016.2574939","type":"journal-article","created":{"date-parts":[[2016,9,7]],"date-time":"2016-09-07T14:12:41Z","timestamp":1473257561000},"page":"1844-1863","source":"Crossref","is-referenced-by-count":126,"title":["Standby-Power-Free Integrated Circuits Using MTJ-Based VLSI Computing"],"prefix":"10.1109","volume":"104","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-4397-8290","authenticated-orcid":false,"given":"Takahiro","family":"Hanyu","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Tetsuo","family":"Endoh","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Daisuke","family":"Suzuki","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Hiroki","family":"Koike","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yitao","family":"Ma","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Naoya","family":"Onizawa","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Masanori","family":"Natsui","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Shoji","family":"Ikeda","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Hideo","family":"Ohno","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2014.2357054"},{"key":"ref38","article-title":"DFSTT-MRAM: Dual functional STT-MRAM cell wtructure for reliability enhancement and 3D MLC functionality","volume":"6","author":"kang","year":"2014","journal-title":"IEEE Trans Magn"},{"key":"ref33","first-page":"110","article-title":"A 1.5 nsec\/2.1 nsec random read\/write cycle 1 Mb STT-RAM using 6T2MTJ cell with background write for nonvolatile e-memories","author":"ohsawa","year":"0","journal-title":"Symp VLSI Circuits Dig Tech Papers"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2012.2198451"},{"key":"ref31","first-page":"304","article-title":"Fully integrated 54 nm STT-RAM with the smallest bit cell dimension for high density memory application","author":"chung","year":"0","journal-title":"Int Electron Devices Meet Tech Dig"},{"key":"ref30","first-page":"300","article-title":"On-axis scheme and novel MTJ structure for sub-30 nm Gb density STT-MRAM","author":"oh","year":"0","journal-title":"Int Electron Devices Meet Tech Dig"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.7567\/JJAP.54.04DM06"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1587\/elex.11.20141017"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1088\/0022-3727\/47\/40\/405003"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2013.2243133"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.909751"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2005.1609379"},{"key":"ref29","first-page":"258","article-title":"A 64 Mb MRAM with clamped-reference and adequate-reference schemes","author":"tsuchida","year":"0","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2014.2321396"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1038\/nature10309"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1038\/ncomms3293"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1063\/1.4808033"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1126\/science.1218197"},{"key":"ref101","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2012.2202125"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2015.2444437"},{"key":"ref100","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2013.6629282"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2361767"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2012.6177067"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2014.2355830"},{"key":"ref59","first-page":"172","article-title":"Fabrication of a 3000-6-input-LUTs embedded and block-level power-gated nonvolatile FPGA chip using p-MTJ-based logic-in-memory structure","author":"suzuki","year":"0","journal-title":"Symp VLSI Circuits Dig Tech Papers"},{"key":"ref58","doi-asserted-by":"publisher","DOI":"10.1587\/elex.10.20130772"},{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2009.2024325"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1143\/JJAP.51.11PB02"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1063\/1.3672411"},{"key":"ref54","first-page":"80","article-title":"Fabrication of a nonvolatile lookup-table circuit chip using magneto\/semiconductor-hybrid structure for an immediate-power-up field programmable gate array","author":"suzuki","year":"0","journal-title":"Symp VLSI Circuits Dig Tech Papers"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2015.2433954"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2438824"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2015.7150264"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MSPEC.2014.6878055"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/2663351"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2010.2064150"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2008.2004313"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevLett.74.3273"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2008.4629974"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1016\/0304-8853(94)01648-8"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"1l","DOI":"10.1016\/0304-8853(96)00062-5","article-title":"Current-driven excitation of magnetic multilayers","volume":"159","author":"slonczewski","year":"1996","journal-title":"J Magn Magn Mater"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2013.6691046"},{"key":"ref45","first-page":"184","article-title":"A 90 nm 20 MHz fully nonvolatile microcontroller for standby-power-critical applications","author":"sakimura","year":"0","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/ICSICT.2006.306511"},{"key":"ref47","first-page":"432","article-title":"An 8 MHz 75 $\\mu\\text{A\/MHz}$ zero-leakage non-volatile logic-based Cortex-M0 MCU SoC exhibiting 100% digital state retention at ${V}_{\\mathrm{DD}}=0\\ \\text{V}$ with < 400 ns wakeup and sleep transitions","author":"bartling","year":"0","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228447"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1063\/1.3677444"},{"key":"ref44","first-page":"75","article-title":"A 600 MHz MTJ-based nonvolatile latch making use of incubation time in MTJ switching","author":"endoh","year":"0","journal-title":"Int Electron Devices Meet Tech Dig"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2015.0551"},{"key":"ref73","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1969.222754"},{"key":"ref72","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2011.2133230"},{"key":"ref71","doi-asserted-by":"publisher","DOI":"10.1587\/elex.11.20140297"},{"key":"ref70","first-page":"44","article-title":"A 3.14 $\\mu\\text{m}^{2}$ 4T-2MTJ-cell fully parallel TCAM based on nonvolatile logic-in-memory architecture","author":"matsunaga","year":"0","journal-title":"Symp VLSI Circuits Dig Tech Papers"},{"key":"ref76","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2015.2423751"},{"key":"ref77","first-page":"194","article-title":"Nonvolatile logic-in-memory array processor in 90 nm MTJ\/MOS achieving 75% leakage reduction using cycle-based power gating","author":"natsui","year":"0","journal-title":"Proc IEEE Int Solid-State Circuits Conf"},{"key":"ref74","doi-asserted-by":"publisher","DOI":"10.1143\/APEX.1.091301"},{"key":"ref75","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2220507"},{"key":"ref78","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2362853"},{"key":"ref79","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2012.6271663"},{"key":"ref60","doi-asserted-by":"publisher","DOI":"10.1063\/1.4868332"},{"key":"ref62","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.864128"},{"key":"ref61","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2015.2434888"},{"key":"ref63","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2007735"},{"key":"ref64","doi-asserted-by":"publisher","DOI":"10.1143\/APEX.2.023004"},{"key":"ref65","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2012.6164998"},{"key":"ref66","first-page":"298","article-title":"Fully parallel 6T-2MTJ nonvolatile TCAM with single-transistor-based self match-line discharge control","author":"matsunaga","year":"0","journal-title":"Symp VLSI Circuits Dig Tech Papers"},{"key":"ref67","first-page":"106","article-title":"Fabrication of a 99%-energy-less nonvolatile multi-functional CAM chip using hierarchical power gating for a massively-parallel full-text-search engine","author":"matsunaga","year":"0","journal-title":"Symp VLSI Circuits Dig Tech Papers"},{"key":"ref68","doi-asserted-by":"publisher","DOI":"10.7567\/JJAP.51.02BM06"},{"key":"ref2","year":"0"},{"key":"ref69","doi-asserted-by":"publisher","DOI":"10.1063\/1.3677875"},{"key":"ref1","first-page":"29","article-title":"Ambient intelligence: Gigascale dreams and nanoscale realities","author":"man","year":"0","journal-title":"IEEE Int Solid-State Circuits Conf Dig Tech Papers"},{"key":"ref95","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2015.7168558"},{"key":"ref94","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2012.6242475"},{"key":"ref107","first-page":"273","article-title":"A novel neuron circuit with nonvolatile synapses based on magnetic-tunnel-junction for high-speed pattern learning and recognition","volume":"4b 1","author":"ma","year":"0","journal-title":"Proc Asia Pac Workshop Fundam Appl Adv Semicond Device"},{"key":"ref93","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2239092"},{"key":"ref106","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2009.2028751"},{"key":"ref92","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2274888"},{"key":"ref105","doi-asserted-by":"publisher","DOI":"10.1126\/science.1254642"},{"key":"ref91","doi-asserted-by":"publisher","DOI":"10.1109\/TNN.2011.2146789"},{"key":"ref104","doi-asserted-by":"publisher","DOI":"10.1016\/j.neunet.2013.02.005"},{"key":"ref90","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2316733"},{"key":"ref103","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2011.5937649"},{"key":"ref102","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2259038"},{"key":"ref98","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2015.2437616"},{"key":"ref99","doi-asserted-by":"publisher","DOI":"10.1145\/2539123"},{"key":"ref96","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2013.2252317"},{"key":"ref97","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2015.2444094"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevB.63.220403"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevB.63.054416"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1038\/nmat1257"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1063\/1.2976435"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1038\/nmat2804"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1063\/1.4736727"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2012.2203588"},{"key":"ref82","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2220651"},{"key":"ref17","first-page":"60","article-title":"Comprehensive study of CoFeB-MgO magnetic tunnel junction characteristics with single-and double-interface scaling down to 1 $\\times$ nm","author":"sato","year":"0","journal-title":"Int Electron Devices Meet Tech Dig"},{"key":"ref81","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2031768"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1063\/1.4892924"},{"key":"ref84","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2009.5325996"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.891665"},{"key":"ref83","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2075430"},{"key":"ref80","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2013.6571793"},{"key":"ref89","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2014.2361061"},{"key":"ref85","first-page":"296","article-title":"A 45 nm 1 Mb embedded STT-MRAM with design techniques to minimize read-disturbance","author":"kim","year":"0","journal-title":"Symp VLSI Circuits Dig Tech Papers"},{"key":"ref86","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2253412"},{"key":"ref87","first-page":"1248","article-title":"An MTJ-Based nonvolatile associative memory architecture with intelligent power-saving scheme for high-speed low-power recognition applications","author":"ma","year":"0","journal-title":"Proc IEEE Int Symp Circuits Syst"},{"key":"ref88","doi-asserted-by":"publisher","DOI":"10.1142\/9789812799371_0043"}],"container-title":["Proceedings of the IEEE"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/5\/7571194\/07562379.pdf?arnumber=7562379","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T11:43:08Z","timestamp":1641987788000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/7562379\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2016,10]]},"references-count":107,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/jproc.2016.2574939","relation":{},"ISSN":["0018-9219","1558-2256"],"issn-type":[{"value":"0018-9219","type":"print"},{"value":"1558-2256","type":"electronic"}],"subject":[],"published":{"date-parts":[[2016,10]]}}}