{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,24]],"date-time":"2026-07-24T15:14:27Z","timestamp":1784906067419,"version":"3.55.0"},"reference-count":209,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2017,9,1]],"date-time":"2017-09-01T00:00:00Z","timestamp":1504224000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2017,9,1]],"date-time":"2017-09-01T00:00:00Z","timestamp":1504224000000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2017,9,1]],"date-time":"2017-09-01T00:00:00Z","timestamp":1504224000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2017,9,1]],"date-time":"2017-09-01T00:00:00Z","timestamp":1504224000000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"CMU Data Storage Systems Center"},{"DOI":"10.13039\/501100001744","name":"Intel Science and Technology Center","doi-asserted-by":"crossref","id":[{"id":"10.13039\/501100001744","id-type":"DOI","asserted-by":"crossref"}]},{"DOI":"10.13039\/100000001","name":"NSF","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100002418","name":"generous donations from various industrial partners, especially Intel and Seagate","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100002418","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Proc. IEEE"],"published-print":{"date-parts":[[2017,9]]},"DOI":"10.1109\/jproc.2017.2713127","type":"journal-article","created":{"date-parts":[[2017,8,18]],"date-time":"2017-08-18T18:20:27Z","timestamp":1503080427000},"page":"1666-1704","source":"Crossref","is-referenced-by-count":287,"title":["Error Characterization, Mitigation, and Recovery in Flash-Memory-Based Solid-State Drives"],"prefix":"10.1109","volume":"105","author":[{"given":"Yu","family":"Cai","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Saugata","family":"Ghose","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Erich F.","family":"Haratsch","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yixin","family":"Luo","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Onur","family":"Mutlu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref170","article-title":"Encrypted SSDs: Self-encryption versus software solutions","author":"willett","year":"2015","journal-title":"Proc Flash Memory Summit"},{"key":"ref172","doi-asserted-by":"crossref","first-page":"70","DOI":"10.1109\/IEDM.1967.187833","article-title":"the variable threshold transistor, a new electrically-alterable, non-destructive read-only storage device","author":"wegener","year":"1967","journal-title":"1967 International Electron Devices Meeting"},{"key":"ref171","doi-asserted-by":"publisher","DOI":"10.1002\/j.1538-7305.1967.tb01738.x"},{"key":"ref174","article-title":"Understanding and improving the latency of DRAM-based memory systems","author":"chang","year":"2017"},{"key":"ref173","article-title":"Nonvolatile memory device, method of operating nonvolatile memory device and memory system including nonvolatile memory device","author":"kim","year":"2012"},{"key":"ref176","article-title":"Architectural techniques to enhance DRAM scaling","author":"kim","year":"2015"},{"key":"ref175","article-title":"Reducing DRAM energy at low cost by exploiting heterogeneity","author":"lee","year":"2016"},{"key":"ref178","doi-asserted-by":"crossref","DOI":"10.1145\/3143314.3078590","article-title":"Understanding reduced-voltage operation in modern DRAM devices: Experimental characterization, analysis, and mechanisms","author":"chang","year":"2017","journal-title":"Proc SIGMETRICS"},{"key":"ref177","article-title":"NAND flash memory: Characterization, analysis, modelling, and mechanisms","author":"cai","year":"2012"},{"key":"ref168","article-title":"Securing the SSDs—NVMe controller Encryption","author":"codandaramane","year":"2016","journal-title":"Proc Flash Memory Summit"},{"key":"ref169","year":"2001","journal-title":"National Institute of Standards and Technology"},{"key":"ref39","first-page":"140","article-title":"Error analysis and retention-aware error management for NAND flash memory","volume":"17","author":"cai","year":"2013","journal-title":"Intel Technol J"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2015.49"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.266"},{"key":"ref32","article-title":"Error patterns in MLC NAND flash memory: Measurement, characterization, and analysis","author":"cai","year":"2012","journal-title":"Proc DATE"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2011.28"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2004.833583"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056062"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1145\/2591971.2591994"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2013.6657034"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2012.6378623"},{"key":"ref181","doi-asserted-by":"publisher","DOI":"10.1109\/TCT.1971.1083337"},{"key":"ref180","doi-asserted-by":"publisher","DOI":"10.1145\/1950365.1950391"},{"key":"ref185","article-title":"Design tradeoffs for SSD performance","author":"agrawal","year":"2008","journal-title":"Proc USENIX ATC"},{"key":"ref184","article-title":"New 3D flash technologies offer both low cost and low power solutions","author":"ohshima","year":"2016","journal-title":"Proc Flash Memory Summit"},{"key":"ref183","article-title":"How to extend 2D-TLC endurance to 3,000 P\/E cycles","author":"benelli","year":"2015","journal-title":"Proc Flash Memory Summit"},{"key":"ref182","doi-asserted-by":"publisher","DOI":"10.1038\/nature06932"},{"key":"ref189","article-title":"Fixed point conversion of LLR values based on correlation","author":"wu","year":"2017"},{"key":"ref188","article-title":"Systems and methods for soft data utilization in a solid state memory system","author":"wu","year":"2017"},{"key":"ref187","doi-asserted-by":"publisher","DOI":"10.1063\/1.1566460"},{"key":"ref186","doi-asserted-by":"publisher","DOI":"10.1515\/zpch-1889-0408"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/5.622505"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898032"},{"key":"ref179","article-title":"One bit flips, one cloud flops: Cross-VM row hammer attacks and privilege escalation","author":"xiao","year":"2016","journal-title":"Proc Usenix Security"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.1988.32846"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/RELPHY.2008.4558857"},{"key":"ref22","author":"brewer","year":"2008","journal-title":"Nonvolatile Memory Technologies With Emphasis on Flash A Comprehensive Guide to Understand and Using NVM Devices"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1098\/rspa.1928.0091"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2003.811702"},{"key":"ref23","article-title":"A 3.3 V 32 Mb NAND flash memory with incremental step pulse programming scheme","author":"suh","year":"0","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.917558"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/2597652.2597681"},{"key":"ref50","doi-asserted-by":"crossref","DOI":"10.1145\/2928275.2928278","article-title":"SSD failures in datacenters: What? When? and Why?","author":"narayanan","year":"2016","journal-title":"Proc SYSTOR"},{"key":"ref51","article-title":"I\/O stack optimization for smartphones","author":"jeong","year":"2013","journal-title":"Proc USENIX ATC"},{"key":"ref154","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815973"},{"key":"ref153","article-title":"Co-architecting controllers and DRAM to enhance DRAM process scaling","author":"kang","year":"2014","journal-title":"Proc Memory Forum"},{"key":"ref156","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2012.2190369"},{"key":"ref155","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2010.24"},{"key":"ref150","doi-asserted-by":"crossref","first-page":"111","DOI":"10.1145\/2150976.2150989","article-title":"Cosmic rays don’t strike twice: Understanding the nature of DRAM errors and the implications for system design","author":"hwang","year":"2012","journal-title":"Proc ASPLOS"},{"key":"ref152","first-page":"173","article-title":"Exploiting expendable process-margins in DRAMs for run-time performance optimization","author":"chandrasekar","year":"2014","journal-title":"Proc DATE"},{"key":"ref151","doi-asserted-by":"publisher","DOI":"10.1145\/2503210.2503257"},{"key":"ref146","first-page":"337","article-title":"ESKIMO—Energy savings using semantic knowledge of inconsequential memory occupancy for DRAM subsystem","author":"isen","year":"2009","journal-title":"Proc MICRO"},{"key":"ref147","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080242"},{"key":"ref148","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2009.2023248"},{"key":"ref149","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2016.2624298"},{"key":"ref59","doi-asserted-by":"publisher","DOI":"10.1109\/RELPHY.2000.843915"},{"key":"ref58","article-title":"How I learned to stop worrying and love flash endurance","author":"mohan","year":"2010","journal-title":"Proc of HotStorage"},{"key":"ref57","article-title":"Degradation of tunnel oxide by FN current stress and its effects on data retention characteristics of 90 nm NAND flash memory cells","author":"lee","year":"2003","journal-title":"Proc IRPS"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2011.5746283"},{"key":"ref55","article-title":"Effects of floating-gate interference on NAND flash memory cell operation","author":"lee","year":"2002","journal-title":"IEEE Electron Devices Lett"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1145\/2591513.2591594"},{"key":"ref53","article-title":"Modelling of the threshold voltage distributions of sub-20 nm NAND flash memory","author":"parnell","year":"2014","journal-title":"Proc Globecom"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2011.5746287"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.61"},{"key":"ref167","article-title":"SSD architectures to ensure security and performance","author":"haswell","year":"2016","journal-title":"Proc Flash Memory Summit"},{"key":"ref166","article-title":"Optimization of read thresholds for non-volatile memory","author":"wu","year":"2015"},{"key":"ref165","article-title":"Zero-one balance management in a solid-state disk controller","author":"cohen","year":"2014"},{"key":"ref164","first-page":"461","article-title":"Energy-efficient cache design using variable-strength error-correcting codes","author":"alameldeen","year":"2011","journal-title":"2011 38th Annual International Symposium on Computer Architecture (ISCA) ISCA"},{"key":"ref163","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2010.22"},{"key":"ref162","year":"2012","journal-title":"NAND Bad Blocks"},{"key":"ref161","author":"rollins","year":"2011","journal-title":"A Comparison of Client and Enterprise SSD Data Path Protection"},{"key":"ref160","doi-asserted-by":"publisher","DOI":"10.1145\/1785414.1785441"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/SMARTCOMP.2014.7043841"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1027794.1027801"},{"key":"ref6","first-page":"227","article-title":"How much can data compressibility help to improve NAND flash memory lifetime?","author":"li","year":"2015","journal-title":"Proc FAST"},{"key":"ref5","first-page":"1","article-title":"Compression and SSDs: Where and How?","author":"zuck","year":"2014","journal-title":"Proc INFLOW"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2185341"},{"key":"ref159","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555759"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.4218\/etrij.13.0212.0273"},{"key":"ref49","article-title":"Flash reliability in production: The expected and the unexpected","author":"schroeder","year":"2016","journal-title":"Proc FAST"},{"key":"ref157","first-page":"241","article-title":"SoftMC: A flexible and practical open-source infrastructure for enabling experimental DRAM studies","author":"hassan","year":"2017","journal-title":"Proc HPCA"},{"key":"ref9","author":"shu","year":"2004","journal-title":"Error Control Coding"},{"key":"ref158","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2905022"},{"key":"ref46","doi-asserted-by":"crossref","first-page":"552","DOI":"10.1109\/IEDM.1987.191485","article-title":"new ultra high density eprom and flash eeprom with nand structure cell","author":"masuoka","year":"1987","journal-title":"1987 International Electron Devices Meeting"},{"key":"ref45","article-title":"System to control a width of a programming threshold voltage distribution width when writing hot-read data","author":"cai","year":"2015"},{"key":"ref48","doi-asserted-by":"crossref","DOI":"10.1145\/2745844.2745848","article-title":"A large-scale study of flash memory errors in the field","author":"meza","year":"2015","journal-title":"Proc SIGMETRICS"},{"key":"ref47","article-title":"Electrically erasable programmable read-only memory with NAND cell structure","author":"momodomi","year":"1988"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/JSAC.2016.2603608"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/MSST.2015.7208284"},{"key":"ref44","article-title":"Data recovery once ECC fails to correct the data","author":"cai","year":"2016"},{"key":"ref43","article-title":"Error correction code (ECC) selection using probability density functions of error correction capability in storage controllers with multiple error correction codes","author":"cai","year":"2016"},{"key":"ref73","doi-asserted-by":"publisher","DOI":"10.1109\/JSAC.2014.140508"},{"key":"ref72","article-title":"High-efficiency SSD for reliable data storage systems","author":"yang","year":"2011","journal-title":"Proc Flash Memory Summit"},{"key":"ref71","article-title":"Highly reliable 26nm 64Gb MLC E2NAND (embedded-ECC & enhanced-efficiency) flash memory with MSP (memory signal processing) controller","author":"shim","year":"2011","journal-title":"Proc VLSIT"},{"key":"ref70","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2504868"},{"key":"ref76","article-title":"FlexECC: Partially relaxing ECC of MLC SSD for better cache performance","author":"huang","year":"2014","journal-title":"Proc USENIX ATC"},{"key":"ref77","doi-asserted-by":"publisher","DOI":"10.1109\/MASCOTS.2010.15"},{"key":"ref74","article-title":"Lifetime improvement of NAND flash-based storage systems using dynamic program and erase scaling","author":"jeong","year":"2014","journal-title":"Proc FAST"},{"key":"ref75","article-title":"Extending the lifetime of NAND flash memory by salvaging bad blocks","author":"wang","year":"2012","journal-title":"Proc DATE"},{"key":"ref78","article-title":"Zombie NAND: Resurrecting dead NAND flash for improved SSD longevity","author":"wilson","year":"2014","journal-title":"Proc MASCOTS"},{"key":"ref79","article-title":"3D NAND technology: Implications to enterprise storage applications","author":"yoon","year":"2015","journal-title":"Proc Flash Memory Summit"},{"key":"ref60","article-title":"A new era in embedded flash memory","author":"maislos","year":"2011","journal-title":"Proc Flash Memory Summit"},{"key":"ref62","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669118"},{"key":"ref61","article-title":"The inconvenient truths of NAND flash memory","author":"cooke","year":"2007","journal-title":"Flash Memory Summit"},{"key":"ref63","doi-asserted-by":"publisher","DOI":"10.1145\/2500727.2500743"},{"key":"ref64","doi-asserted-by":"crossref","DOI":"10.1109\/4.760379","article-title":"A negative Vth cell architecture for highly scalable, excellently noise-immune, and highly reliable NAND flash memories","author":"takeuchi","year":"1999","journal-title":"IEEE J Solid-State Circuits"},{"key":"ref65","article-title":"Media management for high density NAND flash memories","author":"haratsch","year":"2016","journal-title":"Proc Flash Memory Summit"},{"key":"ref66","article-title":"RAIDR: Retention-aware intelligent DRAM refresh","author":"liu","year":"2012","journal-title":"Proc ISCA"},{"key":"ref67","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2012.6168954"},{"key":"ref68","article-title":"reFresh SSDs: Enabling high endurance, low cost flash in datacenters","author":"mohan","year":"2012"},{"key":"ref69","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835946"},{"key":"ref197","doi-asserted-by":"publisher","DOI":"10.1145\/1400751.1400799"},{"key":"ref198","article-title":"ATLAS: A scalable and high-performance scheduling algorithm for multiple memory controllers","author":"kim","year":"2010","journal-title":"Proc HPCA"},{"key":"ref199","article-title":"Ramulator: A fast and extensible DRAM simulator","author":"kim","year":"2015","journal-title":"IEEE Comput Archit Lett"},{"key":"ref193","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446095"},{"key":"ref194","doi-asserted-by":"publisher","DOI":"10.1145\/2832911"},{"key":"ref195","article-title":"Decoupled cirect memory access: Isolating CPU and IO traffic by leveraging a dual-data-port DRAM","author":"lee","year":"2015","journal-title":"Proc PACT"},{"key":"ref196","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669155"},{"key":"ref95","doi-asserted-by":"publisher","DOI":"10.1049\/el:19961141"},{"key":"ref94","doi-asserted-by":"crossref","DOI":"10.7551\/mitpress\/4347.001.0001","author":"gallager","year":"1963","journal-title":"Low-Density Parity-Check Codes"},{"key":"ref190","article-title":"Method to dynamically update LLRs in an SSD drive and\/or controller","author":"cohen","year":"2015"},{"key":"ref93","doi-asserted-by":"publisher","DOI":"10.1016\/S0019-9958(60)90287-4"},{"key":"ref191","article-title":"Method of erase state handling in flash channel tracking","author":"wu","year":"2015"},{"key":"ref92","article-title":"Codes correcteurs d’erreurs","author":"hocquenghem","year":"1959"},{"key":"ref192","article-title":"A look under the hood at some unique SSD features","author":"werner","year":"2010","journal-title":"Proc Flash Memory Summit"},{"key":"ref91","year":"2016","journal-title":"Techman XC100 NVMe SSD"},{"key":"ref90","article-title":"Estimating read reference voltage based on disparity and derivative metrics","author":"chen","year":"2016"},{"key":"ref98","doi-asserted-by":"publisher","DOI":"10.1145\/1089733.1089735"},{"key":"ref99","article-title":"Memory systems","author":"kim","year":"2014","journal-title":"Computing Handbook"},{"key":"ref96","article-title":"The iPhone 7 and iPhone 7 plus review: Iterating on a flagship","author":"ho","year":"2016","journal-title":"AnandTech"},{"key":"ref97","article-title":"RIPQ: Advanced photo caching on flash for Facebook","author":"tang","year":"2015","journal-title":"Proc FAST"},{"key":"ref82","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2009.24"},{"key":"ref81","article-title":"Advanced flash technology status, scaling trends & implications to enterprise SSD technology enablement","author":"yoon","year":"2012","journal-title":"Proc Flash Memory Summit"},{"key":"ref84","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2012.6237032"},{"key":"ref83","year":"0","journal-title":"Flashcache"},{"key":"ref80","article-title":"NAND flash basics & error characteristics: Why do we need smart controllers?","author":"parnell","year":"2016","journal-title":"Proc Flash Memory Summit"},{"key":"ref89","article-title":"Systems and methods for read disturb management in non-volatile memory","author":"yang","year":"2015"},{"key":"ref85","article-title":"Tiered-latency DRAM: A low latency and low cost DRAM architecture","author":"lee","year":"2013","journal-title":"Proc HPCA"},{"key":"ref86","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2009.5090600"},{"key":"ref87","article-title":"Systems and methods for latency based data recycling in a solid state memory system","author":"cai","year":"2016"},{"key":"ref88","article-title":"Hot-read data aggregation and code selection","author":"cai","year":"2015"},{"key":"ref200","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2014.6974655"},{"key":"ref101","first-page":"1","article-title":"Memory performance attacks: Denial of memory service in multi-core systems","author":"moscibroda","year":"2007","journal-title":"Proc Usenix Security"},{"key":"ref100","doi-asserted-by":"publisher","DOI":"10.1145\/2155620.2155664"},{"key":"ref209","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2017.2713127"},{"key":"ref203","doi-asserted-by":"publisher","DOI":"10.1145\/1244002.1244248"},{"key":"ref204","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-662-04722-4","author":"daemen","year":"2002","journal-title":"The Design of Rijndael"},{"key":"ref201","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2016.2526003"},{"key":"ref202","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2012.6243825"},{"key":"ref207","article-title":"Using ECC DRAM to adaptively increase memory capacity","author":"luo","year":"0"},{"key":"ref208","article-title":"Efficient data mapping and buffering techniques for multi-level cell phase-change memories","volume":"11","author":"yoon","year":"2014","journal-title":"ACM TACO"},{"key":"ref205","doi-asserted-by":"publisher","DOI":"10.1109\/JRPROC.1961.287814"},{"key":"ref206","article-title":"Detecting and mitigating data-dependent DRAM failures by exploiting current memory content","author":"khan","year":"2017","journal-title":"Proc MICRO"},{"key":"ref127","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2016.30"},{"key":"ref126","doi-asserted-by":"publisher","DOI":"10.1145\/2591971.2592000"},{"key":"ref125","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2015.58"},{"key":"ref124","doi-asserted-by":"publisher","DOI":"10.1145\/2694344.2694348"},{"key":"ref129","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555760"},{"key":"ref128","doi-asserted-by":"crossref","DOI":"10.1145\/3143314.3078533","article-title":"Design-induced latency variation in modern DRAM chips: Characterization, analysis, and latency reduction mechanisms","author":"lee","year":"2017","journal-title":"Proc SIGMETRICS"},{"key":"ref130","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2014.50"},{"key":"ref133","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2013.6557176"},{"key":"ref134","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2010.2070050"},{"key":"ref131","article-title":"The Rowhammer problem and other issues we may face as memory becomes denser","author":"mutlu","year":"2017","journal-title":"Proc DATE"},{"key":"ref132","article-title":"Exploiting the DRAM Rowhammer bug to gain kernel privileges","author":"seaborn","year":"2015","journal-title":"Proceedings of BlackHat"},{"key":"ref136","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2016.63"},{"key":"ref135","first-page":"300","article-title":"Rowhammer.js: A remote software-induced fault attack in javascript","author":"gruss","year":"2016","journal-title":"Proc DIMVA"},{"key":"ref138","doi-asserted-by":"publisher","DOI":"10.1145\/2976749.2978406"},{"key":"ref137","article-title":"Flip Feng–Shui: Hammering a needle in the software stack","author":"razavi","year":"2016","journal-title":"Proc Usenix Security"},{"key":"ref139","article-title":"A white paper on the benefits of Chipkill-correct ECC for PC server main memory","author":"dell","year":"1997"},{"key":"ref140","doi-asserted-by":"publisher","DOI":"10.1145\/2807591.2807659"},{"key":"ref141","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056025"},{"key":"ref142","doi-asserted-by":"publisher","DOI":"10.1145\/2366231.2337192"},{"key":"ref143","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2015.33"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"332","DOI":"10.1016\/j.sysarc.2009.03.005","article-title":"A survey of flash translation layer","volume":"55","author":"chung","year":"2009","journal-title":"J Syst Archit"},{"key":"ref144","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001174"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/1508244.1508271"},{"key":"ref145","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2006.1598122"},{"key":"ref109","doi-asserted-by":"publisher","DOI":"10.1145\/1995896.1995912"},{"key":"ref108","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.21"},{"key":"ref107","doi-asserted-by":"publisher","DOI":"10.1016\/j.diin.2017.01.011"},{"key":"ref106","year":"2011","journal-title":"Bad Block Management in NAND Flash Memory"},{"key":"ref105","article-title":"Non-volatile semiconductor memory cell utilizing asymmetrical charge trapping","author":"eitan","year":"1998"},{"key":"ref104","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485928"},{"key":"ref103","article-title":"Modeling the physical characteristics of NAND flash memory","author":"mohan","year":"2010"},{"key":"ref102","first-page":"63","article-title":"Parallelism-aware batch scheduling: Enhancing both performance and fairness of shared DRAM systems","author":"mutlu","year":"2008","journal-title":"Proc ISCA"},{"key":"ref111","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2013.6582088"},{"key":"ref112","article-title":"Research problems and opportunities in memory systems","author":"mutlu","year":"2015","journal-title":"Proc SUPERFRI"},{"key":"ref110","year":"2010","journal-title":"JEDEC Solid State Technology Association Solid-State Drive (SSD) Requirements and Endurance Test Method"},{"key":"ref10","first-page":"426","article-title":"6.4 Gb\/s multi-threaded BCH encoder and decoder for multi-channel SSD controllers","author":"lee","year":"0","journal-title":"Proc ISSCC"},{"key":"ref11","article-title":"LDPC-in-SSD: Making advanced error correction codes work effectively in solid state drives","author":"zhao","year":"2013","journal-title":"Proc FAST"},{"key":"ref12","year":"2016","journal-title":"JEDEC Solid State Technology Association Failure Mechanisms and Models for Semiconductor Devices"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555790"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/1176887.1176911"},{"key":"ref15","year":"2005","journal-title":"Memory management in NAND flash arrays"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/50202.50214"},{"key":"ref118","doi-asserted-by":"publisher","DOI":"10.1145\/1555349.1555372"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/2367589.2367603"},{"key":"ref117","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2015.57"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/1534530.1534544"},{"key":"ref19","article-title":"Non-volatile memory and method with improved first pass programming","author":"li","year":"2014"},{"key":"ref119","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056057"},{"key":"ref114","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485927"},{"key":"ref113","article-title":"Controller concepts for 1y\/1z nm and 3D NAND flash","author":"haratsch","year":"2015","journal-title":"Proc Flash Memory Summit"},{"key":"ref116","first-page":"361","article-title":"Flipping bits in memory without accessing them: An experimental study of DRAM disturbance errors","author":"kim","year":"2014","journal-title":"Proc ISCA"},{"key":"ref115","article-title":"Exploiting the DRAM rowhammer bug to gain kernel privileges","author":"seaborn","year":"2015","journal-title":"Google Project Zero Blog"},{"key":"ref120","doi-asserted-by":"publisher","DOI":"10.1145\/2896377.2901453"},{"key":"ref121","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555758"},{"key":"ref122","article-title":"STTRAM scaling and retention failure","author":"naeimi","year":"2013","journal-title":"Intel Technol J"},{"key":"ref123","year":"2013"}],"container-title":["Proceedings of the IEEE"],"original-title":[],"link":[{"URL":"http:\/\/ieeexplore.ieee.org\/ielaam\/5\/8013039\/8013174-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/5\/8013039\/08013174.pdf?arnumber=8013174","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,8,1]],"date-time":"2022-08-01T12:51:46Z","timestamp":1659358306000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8013174\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,9]]},"references-count":209,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/jproc.2017.2713127","relation":{},"ISSN":["0018-9219","1558-2256"],"issn-type":[{"value":"0018-9219","type":"print"},{"value":"1558-2256","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017,9]]}}}