{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,2]],"date-time":"2026-07-02T23:40:15Z","timestamp":1783035615781,"version":"3.54.6"},"reference-count":56,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2017,9,1]],"date-time":"2017-09-01T00:00:00Z","timestamp":1504224000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100001863","name":"New Energy and Industrial Technology Development Organization (NEDO)","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100001863","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Proc. IEEE"],"published-print":{"date-parts":[[2017,9]]},"DOI":"10.1109\/jproc.2017.2716958","type":"journal-article","created":{"date-parts":[[2017,7,24]],"date-time":"2017-07-24T18:09:38Z","timestamp":1500919778000},"page":"1812-1821","source":"Crossref","is-referenced-by-count":46,"title":["Design of Hybrid SSDs With Storage Class Memory and NAND Flash Memory"],"prefix":"10.1109","volume":"105","author":[{"given":"Chihiro","family":"Matsui","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Chao","family":"Sun","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ken","family":"Takeuchi","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2008.2009555"},{"key":"ref38","doi-asserted-by":"crossref","first-page":"264","DOI":"10.1109\/55.998871","article-title":"Effects of floating-gate interference on NAND flash memory cell operation","volume":"23","author":"lee","year":"2002","journal-title":"IEEE Electron Device Lett"},{"key":"ref33","year":"0","journal-title":"MSR Cambridge Traces"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2012.6243826"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.7567\/JJAP.56.04CE02"},{"key":"ref30","author":"hennessy","year":"2012","journal-title":"Computer Architecture A Quantitative Approach"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1587\/elex.9.1775"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2012.6243825"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2015.7150277"},{"key":"ref34","year":"0","journal-title":"OLTP Trace from UMass Trace Repository"},{"key":"ref28","first-page":"1447","article-title":"A block-level flash memory management scheme for reducing write activities in PCM based embedded systems","author":"liu","year":"2012","journal-title":"Proc Design Autom Test Eur Conf Exhib"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/1450058.1450064"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TCE.2012.6311327"},{"key":"ref2","first-page":"3","article-title":"NAND flash scaling beyond 20 nm","author":"koh","year":"2009","journal-title":"Proc Int Memory Workshop"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ICSICT.2010.5667551"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2309780"},{"key":"ref22","first-page":"737","article-title":"Power and performance of read-write aware hybrid cache with non-volatile memories","author":"wu","year":"2009","journal-title":"Proc Design Automat Test Europe Conf Exhib"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2003.1250885"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/1629911.1630086"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2012.6479019"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TCE.2010.5439133"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TCE.2012.6170059"},{"key":"ref50","first-page":"426","article-title":"6.4 Gb\/s multi-threaded BCH encoder and decoder for multi-channel SSD controllers","author":"lee","year":"2012","journal-title":"Proc IEEE Int Solid-State Circuits Conf"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1587\/transele.E99.C.444"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2009.5325933"},{"key":"ref55","year":"0","journal-title":"Seagate DuraClass Technology"},{"key":"ref54","first-page":"243","article-title":"LDPC-in-SSD: Making advanced error correction codes work effectively in solid state drives","author":"zhao","year":"2013","journal-title":"Proc USENIX Conf File Storage Tech"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7417947"},{"key":"ref52","first-page":"130","article-title":"256Gb 3b\/cell V-NAND flash memory with 48 stacked WL layers","author":"kang","year":"2016","journal-title":"Proc IEEE Int Solid-State Circuits Conf"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2215121"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2280296"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.7567\/SSDM.2013.H-3-3"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICICDT.2014.6838600"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.908001"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2012.6176872"},{"key":"ref15","year":"0","journal-title":"Intel Revolutionary Memory Technology"},{"key":"ref16","year":"0","journal-title":"Micron 3D XPoint Technology"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1147\/rd.524.0439"},{"key":"ref18","year":"2013","journal-title":"Storage Class Memory Towards A Disruptively Low-cost Solid-state Non-volatile Memory"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2015.2442980"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2007.4418970"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1995.535462"},{"key":"ref6","year":"2013","journal-title":"Solid State Drive Technology Differences Between SLC MLC and TLC NAND"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.1997.623810"},{"key":"ref8","first-page":"258","article-title":"A 64Mb MRAM with clamped-reference and adequate-reference schemes","author":"tsuchida","year":"2010","journal-title":"Proc IEEE Int Solid-State Circuits Conf"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1147\/rd.524.0449"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2013.2281941"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2016.7838490"},{"key":"ref46","first-page":"105","article-title":"8.9-times performance improvement by tri-hybrid storage system with SCM and MLC\/TLC NAND flash memory","author":"matsui","year":"2016","journal-title":"Proc Int Conf Solid State Devices Mater"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2010.2091324"},{"key":"ref48","author":"micheloni","year":"2008","journal-title":"Error Correction Codes for Non-Volatile Memories"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2014.6849389"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/TCE.2016.7613193"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.7567\/JJAP.53.04EE04"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2013.2268111"},{"key":"ref43","first-page":"87","article-title":"x8 high write-throughput, 84% write-energy saving, x6.5 extended lifetime hybrid ReRAM\/MLC NAND SSD with cold data eviction algorithm","author":"sun","year":"2012","journal-title":"Proc Non-Volatile Memory Technol Symp"}],"container-title":["Proceedings of the IEEE"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/5\/8013039\/07987682.pdf?arnumber=7987682","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,12]],"date-time":"2022-01-12T17:03:05Z","timestamp":1642006985000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7987682\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,9]]},"references-count":56,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/jproc.2017.2716958","relation":{},"ISSN":["0018-9219","1558-2256"],"issn-type":[{"value":"0018-9219","type":"print"},{"value":"1558-2256","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017,9]]}}}