{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,25]],"date-time":"2026-10-25T07:42:12Z","timestamp":1792914132592,"version":"4.5.0"},"reference-count":109,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2017,9,1]],"date-time":"2017-09-01T00:00:00Z","timestamp":1504224000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100007109","name":"Universit\u00e0 degli Studi di Ferrara through the 2016 initiative Bando per il finanziamento della ricerca scientifica \u201cFondo per l\u2019Incentivazione alla Ricerca\u201d (FIR)","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100007109","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Proc. IEEE"],"published-print":{"date-parts":[[2017,9]]},"DOI":"10.1109\/jproc.2017.2733621","type":"journal-article","created":{"date-parts":[[2017,8,10]],"date-time":"2017-08-10T14:42:02Z","timestamp":1502376122000},"page":"1589-1608","source":"Crossref","is-referenced-by-count":44,"title":["Solid-State Drives: Memory Driven Design Methodologies for Optimal Performance"],"prefix":"10.1109","volume":"105","author":[{"given":"Lorenzo","family":"Zuolo","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Cristian","family":"Zambelli","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Rino","family":"Micheloni","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Piero","family":"Olivo","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/978-94-007-5146-0_1"},{"key":"ref2","volume-title":"International Technology Roadmap for Semiconductors","year":"2015"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2142015"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2499369.2465563"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2012.131"},{"key":"ref6","volume-title":"JESD 22-A 117 Document","year":"2011"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4020-8391-4_1"},{"key":"ref8","volume-title":"SATA Revision 3.0 Specifications"},{"key":"ref9","volume-title":"Intel Solid-State Drive DC S3500 Series Quality of Service","year":"2013"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2015.2448108"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1002\/9781119132639"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1007\/978-94-007-5146-0_8"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/relphy.2003.1197798"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2004.836721"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/RELPHY.2008.4558857"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1063\/1.1657043"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1995.535460"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2011.2164711"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2011.5746287"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2009.4977400"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2014.6860646"},{"key":"ref22","first-page":"243","article-title":"LDPC-in-SSD: Making advanced error correction codes work effectively in solid state drives","volume-title":"Proc. USENIX Conf. File Storage Technol.","author":"Zhao"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2014.297"},{"key":"ref24","volume-title":"Serial Attached SCSI (SAS)","year":"2009"},{"key":"ref25","volume-title":"PCI Express Base 3.0 Specification","year":"2013"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2422834"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2012.6176622"},{"key":"ref28","volume-title":"Intel X18-M X25-M SATA Solid State Drive. Enterprise Server\/Storage Applications"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/2541940.2541959"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.1987.191485"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1002\/j.1538-7305.1967.tb01738.x"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1007\/978-90-481-9431-5_4"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2011.2165722"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2010.2087338"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/4.75044"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.1995.520891"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2008.2003230"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2008.2003332"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1989.572587"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/7298.995831"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/RELPHY.1990.66097"},{"key":"ref42","first-page":"103","article-title":"A \n$2.3~\\mu \\text{m}^{2}$\n memory cell structure for 16 Mb NAND EEPROMs","volume-title":"IEDM Tech. Dig.","author":"Shirota"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/IDT.2014.7038588"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/16.678579"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.1987.362157"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/16.8801"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/RELPHY.1996.492070"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/RELPHY.2000.843915"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2004.824360"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2013.2288267"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2004.1419320"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2006.346819"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2007.4418893"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2008.2000964"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2010.2046311"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2009.5173375"},{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2013.2284639"},{"key":"ref58","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2014.2356211"},{"key":"ref59","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2007.4418892"},{"key":"ref60","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2008.4796826"},{"key":"ref61","doi-asserted-by":"publisher","DOI":"10.1109\/16.658684"},{"key":"ref62","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2009.5090574"},{"key":"ref63","doi-asserted-by":"publisher","DOI":"10.1109\/55.998871"},{"key":"ref64","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.917558"},{"key":"ref65","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2011.5784548"},{"key":"ref66","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2016.2530847"},{"key":"ref67","doi-asserted-by":"publisher","DOI":"10.1109\/vlsit.2012.6242442"},{"key":"ref68","doi-asserted-by":"publisher","DOI":"10.1109\/.2006.1629481"},{"key":"ref69","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.1997.650384"},{"key":"ref70","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4020-8391-4_8"},{"key":"ref71","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2012.6177075"},{"key":"ref72","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4020-8391-4_9"},{"key":"ref73","article-title":"High-efficiency SSD for reliable data storage systems","author":"Yang","year":"2012","journal-title":"Flash Memory Summit"},{"key":"ref74","article-title":"Apparatus and method for determining a read level of a flash memory after an inactive period of time","author":"Cometti","year":"2014"},{"key":"ref75","doi-asserted-by":"publisher","DOI":"10.5772\/19083"},{"key":"ref76","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2017.2688079"},{"key":"ref77","article-title":"Low density parity check (LDPC) codes and the need for stronger ECC","author":"Motwani","year":"2011","journal-title":"Flash Memory Summit"},{"key":"ref78","doi-asserted-by":"publisher","DOI":"10.1109\/TIT.2008.926319"},{"key":"ref79","article-title":"False decoding probability (detection) of BCH and LDPC codes","author":"Marelli","year":"2016","journal-title":"Flash Memory Summit"},{"key":"ref80","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2016.7493568"},{"key":"ref81","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2015.7150293"},{"key":"ref82","article-title":"Advanced controller technology for 3D NAND flash","author":"Lin","year":"2016","journal-title":"Flash Memory Summit"},{"key":"ref83","article-title":"Fully integrated SSD-NAND characterization flow","author":"Micheloni","year":"2015","journal-title":"Flash Memory Summit"},{"key":"ref84","doi-asserted-by":"publisher","DOI":"10.1145\/1534530.1534544"},{"key":"ref85","article-title":"Best practices for SSD performance measurement","volume-title":"Micron Technol., Inc., Tech. Marketing Brief","author":"Rollins"},{"key":"ref86","doi-asserted-by":"publisher","DOI":"10.1007\/978-94-007-5146-0_2"},{"key":"ref87","first-page":"1","article-title":"The bleak future of NAND flash memory","volume-title":"Proc. Usenix Int. Conf. File Storage Technol.","author":"Grupp"},{"key":"ref88","volume-title":"Accelerating Financial Applications Using Solid State Storage","year":"2011"},{"key":"ref89","volume-title":"New SSD-Backed Elastic Block Storage","year":"2014"},{"key":"ref90","doi-asserted-by":"publisher","DOI":"10.1109\/TCOM.1987.1096719"},{"key":"ref91","volume-title":"Operating Systems Theory","author":"Coffman","year":"1973"},{"key":"ref92","article-title":"Lifetime management of flash-based SSDs using recovery-aware dynamic throttling","volume-title":"Proc. Usenix Int. Conf. File Storage Technol.","author":"Lee"},{"key":"ref93","article-title":"Optimizing NAND flash-based SSDs via Retention Relaxation","volume-title":"Proc. Usenix Int. Conf. File Storage Technol.","author":"Liu"},{"key":"ref94","volume-title":"Open-Channel Solid State Drives","year":"2016"},{"key":"ref95","article-title":"Leveraging host based flash translation layer for application acceleration","volume-title":"Flash Memory Summit","author":"Batwara"},{"key":"ref96","volume-title":"Open-Channel Solid State Drives NVMe Specification","year":"2016"},{"key":"ref97","volume-title":"Power loss Protection (PLP)\u2014Protect your Data Against Sudden Power Loss","year":"2014"},{"key":"ref98","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2016.2590142"},{"key":"ref99","volume-title":"Everspins NVMe Storage Accelerator Mixes MRAM, UltraScale FPGA","year":"2016"},{"key":"ref100","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2010.5416650"},{"key":"ref101","first-page":"1","article-title":"Application-driven flash translation layers on open-channel SSDs","volume-title":"Proc. Non Volatile Memory Workshop","author":"Gonzalez"},{"key":"ref102","doi-asserted-by":"publisher","DOI":"10.1007\/978-90-481-9431-5_3"},{"key":"ref103","article-title":"Accelerating data centers using NVMe and CUDA","author":"Bates","year":"2014","journal-title":"Flash Memory Summit"},{"key":"ref104","volume-title":"Ultrastar SN150 Series NVMe PCIe x4 Lane Half-Height Half-Length CardSolid-State Drive Product Manual"},{"key":"ref105","volume-title":"The KalRay Multi-Purpose-Processing-Array (MPPA)","year":"2016"},{"key":"ref106","article-title":"High speed IO processor for NVMe over fabric (NVMeoF)","author":"Couvert","year":"2016","journal-title":"Flash Memory Summit"},{"key":"ref107","article-title":"When polling is better than interrupt","volume-title":"Proc. USENIX Conf. File Storage Technol.","author":"Yang"},{"key":"ref108","article-title":"Wicked fast storage and beyond","volume-title":"Proc. Non Volatile Memory Workshop","author":"Hady"},{"key":"ref109","article-title":"B.2 cache performance","volume-title":"Computer Architecture: A Quantitative Approach","author":"Hennessy","year":"2011"}],"container-title":["Proceedings of the IEEE"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/5\/8013039\/08007178.pdf?arnumber=8007178","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,10,25]],"date-time":"2026-10-25T07:32:30Z","timestamp":1792913550000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8007178\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,9]]},"references-count":109,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/jproc.2017.2733621","relation":{},"ISSN":["0018-9219","1558-2256"],"issn-type":[{"value":"0018-9219","type":"print"},{"value":"1558-2256","type":"electronic"}],"subject":[],"published":{"date-parts":[[2017,9]]}}}