{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,27]],"date-time":"2026-10-27T23:44:07Z","timestamp":1793144647964,"version":"4.5.0"},"reference-count":135,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2018,2,1]],"date-time":"2018-02-01T00:00:00Z","timestamp":1517443200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2018,2,1]],"date-time":"2018-02-01T00:00:00Z","timestamp":1517443200000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2018,2,1]],"date-time":"2018-02-01T00:00:00Z","timestamp":1517443200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2018,2,1]],"date-time":"2018-02-01T00:00:00Z","timestamp":1517443200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000143","name":"NSF-CCF","doi-asserted-by":"publisher","award":["NSF-CCF-1552687"],"award-info":[{"award-number":["NSF-CCF-1552687"]}],"id":[{"id":"10.13039\/100000143","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000143","name":"NSFCCF","doi-asserted-by":"publisher","award":["NSFCCF-1715443"],"award-info":[{"award-number":["NSFCCF-1715443"]}],"id":[{"id":"10.13039\/100000143","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000148","name":"NSF-ECCS","doi-asserted-by":"publisher","award":["NSF-ECCS-1701565"],"award-info":[{"award-number":["NSF-ECCS-1701565"]}],"id":[{"id":"10.13039\/100000148","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000774","name":"HDTRA","doi-asserted-by":"publisher","award":["HDTRA1-17-1-0038"],"award-info":[{"award-number":["HDTRA1-17-1-0038"]}],"id":[{"id":"10.13039\/100000774","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000028","name":"NSF\/SRC","doi-asserted-by":"publisher","award":["NSF\/SRC E2CDA"],"award-info":[{"award-number":["NSF\/SRC E2CDA"]}],"id":[{"id":"10.13039\/100000028","id-type":"DOI","asserted-by":"publisher"}]},{"name":"ASCENT (one of the six SRC\/DARPA JUMP Centers)","id":[{"id":"https:\/\/ror.org\/033tgbx59","id-type":"ROR","asserted-by":"crossref"}]},{"DOI":"10.13039\/100005144","name":"Qualcomm","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100005144","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100004358","name":"Samsung","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100004358","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Proc. IEEE"],"published-print":{"date-parts":[[2018,2]]},"DOI":"10.1109\/jproc.2018.2790840","type":"journal-article","created":{"date-parts":[[2018,1,23]],"date-time":"2018-01-23T14:17:09Z","timestamp":1516717029000},"page":"260-285","source":"Crossref","is-referenced-by-count":1153,"title":["Neuro-Inspired Computing With Emerging Nonvolatile Memorys"],"prefix":"10.1109","volume":"106","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-0068-3652","authenticated-orcid":false,"given":"Shimeng","family":"Yu","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1038\/ncomms15199"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1038\/nnano.2017.83"},{"key":"ref33","author":"lacey","year":"2016","journal-title":"Deep learning on FPGAs Past present and future"},{"key":"ref32","author":"chetlur","year":"2014","journal-title":"cuDNN Efficient Primitives for Deep Learning"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.3389\/fnins.2011.00108"},{"key":"ref30","first-page":"162","article-title":"Reflections on the memory wall","author":"sally","year":"2004","journal-title":"Proc of Conf on Computing Frontiers"},{"key":"ref37","doi-asserted-by":"crossref","first-page":"61","DOI":"10.1038\/nature14441","article-title":"Training and operation of an integrated neuromorphic network based on metal-oxide memristors","volume":"521","author":"prezioso","year":"2015","journal-title":"Nature"},{"key":"ref36","doi-asserted-by":"crossref","first-page":"1","DOI":"10.3389\/fnins.2011.00026","article-title":"On spike-timing-dependent-plasticity, memristive devices, and building a self-learning visual cortex","volume":"5","author":"zamarre\u00f1o-ramos","year":"2011","journal-title":"Front Neurosci"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2010.5536970"},{"key":"ref34","author":"jouppi","year":"2016","journal-title":"Google Supercharges Machine Learning Tasks with TPU Custom Chip"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1039\/c2ra22507g"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1088\/1741-2560\/13\/5\/051001"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1002\/aelm.201600090"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2010.2070050"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2016.2546199"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2012.2190369"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1038\/nnano.2012.240"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2017.2684830"},{"key":"ref101","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2356197"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.3389\/fnins.2013.00118"},{"key":"ref100","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2016.2573140"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.3389\/fnins.2011.00073"},{"key":"ref50","article-title":"CBRAM devices as binary synapses for low-power stochastic neuromorphic systems: Auditory (cochlea) and visual (retina) cognitive processing applications","author":"manan","year":"2012","journal-title":"IEDM Tech Dig"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2015.7372570"},{"key":"ref59","doi-asserted-by":"publisher","DOI":"10.1016\/j.sse.2014.07.002"},{"key":"ref58","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2012.6479017"},{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.1002\/adfm.201200640"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1038\/nmat3054"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2014.7047126"},{"key":"ref54","year":"0","journal-title":"The MNIST dataset of handwritten digits"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2014.7047135"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/27\/36\/365204"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2015.7409716"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.2013.6638947"},{"key":"ref3","first-page":"1097","article-title":"ImageNet classification with deep convolutional neural networks","author":"krizhevsky","year":"2012","journal-title":"Proc Adv Neural Inf Process Syst (NIPS)"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2016.90"},{"key":"ref5","year":"0","journal-title":"Image"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2014.2304638"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.3389\/fnins.2013.00186"},{"key":"ref7","first-page":"8595","article-title":"Building high-level features using large scale unsupervised learning","author":"le","year":"2012","journal-title":"Proc Int Conf Mach Learn (ICML)"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/IJCNN.2017.7966125"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2012.6176872"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/22\/25\/254003"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2012.6177078"},{"key":"ref47","first-page":"31.6.1","article-title":"A 130.7 mm $^{2}~2$ -layer 32 Gb ReRAM memory device in 24nm technology","author":"liu","year":"2013","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2016.7838429"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2017.8268341"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1002\/adma.200900375"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2008.2004313"},{"key":"ref127","doi-asserted-by":"publisher","DOI":"10.1109\/5.726791"},{"key":"ref126","article-title":"Deep learning with limited numerical precision","author":"gupta","year":"2015","journal-title":"Proc Int Conf Learn Represent"},{"key":"ref125","article-title":"A deep neural network compression pipeline: Pruning, quantization, huffman encoding","author":"han","year":"2016","journal-title":"Proc Int Conf Learn Represent"},{"key":"ref124","article-title":"Design considerations of selector device in cross-point RRAM array for neuromorphic computing","author":"woo","year":"2018","journal-title":"Proc IEEE Int Symp Circuits Syst (ISCAS)"},{"key":"ref73","doi-asserted-by":"crossref","first-page":"1774","DOI":"10.1002\/adma.201203680","article-title":"A low energy oxide-based electronic synaptic device for neuromorphic visual system with tolerance to device variation","volume":"25","author":"yu","year":"2013","journal-title":"Adv Mater"},{"key":"ref72","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2012.2197951"},{"key":"ref129","first-page":"3123","article-title":"BinaryConnect: Training deep neural networks with binary weights during propagations","author":"courbariaux","year":"2015","journal-title":"Proc Adv Neural Inf Process Syst (NIPS)"},{"key":"ref71","doi-asserted-by":"publisher","DOI":"10.3389\/fnins.2016.00056"},{"key":"ref128","article-title":"Very deep convolutional networks for large-scale image recognition","author":"simonyan","year":"2015","journal-title":"Proc Int Conf Learn Represent (ICLR)ICLR"},{"key":"ref70","doi-asserted-by":"publisher","DOI":"10.1038\/srep01619"},{"key":"ref76","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2016.2582859"},{"key":"ref130","first-page":"525","article-title":"XNOR-Net: ImageNet classification using binary convolutional neural networks","author":"rastegari","year":"2016","journal-title":"Proc Eur Conf Comput Vis (ECCV)"},{"key":"ref77","doi-asserted-by":"publisher","DOI":"10.1021\/nl904092h"},{"key":"ref74","article-title":"Oxide-based analog synapse: Physical modeling, experimental characterization, and optimization","author":"gao","year":"2016","journal-title":"IEDM Tech Dig"},{"key":"ref75","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2017.2719161"},{"key":"ref133","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2017.7858419"},{"key":"ref134","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2017.8009177"},{"key":"ref131","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2017.2697361"},{"key":"ref78","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2012.6479016"},{"key":"ref132","year":"0","journal-title":"Theano"},{"key":"ref79","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2013.6724692"},{"key":"ref135","article-title":"XNOR-RRAM: A scalable and parallel resistive synaptic architecture for binary neural networks","author":"sun","year":"2018","journal-title":"Proc Design Autom Test Eur (DATE)"},{"key":"ref60","doi-asserted-by":"publisher","DOI":"10.1038\/nmat4756"},{"key":"ref62","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2011.2147791"},{"key":"ref61","doi-asserted-by":"crossref","first-page":"254023","DOI":"10.1088\/0957-4484\/22\/25\/254023","article-title":"Analog memory and spike-timing-dependent plasticity characteristics of a nanoscale titanium oxide bilayer resistive switching device","volume":"22","author":"seo","year":"2011","journal-title":"Nanotechnology"},{"key":"ref63","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2016.2526647"},{"key":"ref64","doi-asserted-by":"crossref","first-page":"7669","DOI":"10.1021\/nn202983n","article-title":"Short-term memory to long-term memory transition in a nanoscale memristor","volume":"5","author":"chang","year":"2011","journal-title":"ACS Nano"},{"key":"ref65","doi-asserted-by":"publisher","DOI":"10.1002\/adfm.201501427"},{"key":"ref66","doi-asserted-by":"publisher","DOI":"10.1021\/acs.nanolett.5b00697"},{"key":"ref67","doi-asserted-by":"crossref","first-page":"2179","DOI":"10.1021\/nl201040y","article-title":"Nanoelectronic programmable synapses based on phase change materials for brain-inspired computing","volume":"12","author":"kuzum","year":"2011","journal-title":"Nano Lett"},{"key":"ref68","doi-asserted-by":"crossref","first-page":"12","DOI":"10.1145\/2463585.2463588","article-title":"Nanoscale electronic synapses using phase change devices","volume":"9","author":"jackson","year":"2013","journal-title":"ACM J Emerg Technol Comput Syst"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1038\/nature14539"},{"key":"ref69","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2011.6131488"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1038\/nature16961"},{"key":"ref109","doi-asserted-by":"publisher","DOI":"10.1109\/DRC.2016.7548449"},{"key":"ref95","doi-asserted-by":"publisher","DOI":"10.1021\/nl203687n"},{"key":"ref108","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2015.7169048"},{"key":"ref94","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2012.6479018"},{"key":"ref107","doi-asserted-by":"crossref","first-page":"42429","DOI":"10.1038\/srep42429","article-title":"A multiply-add engine with monolithically integrated 3D memristor crossbar\/CMOS hybrid circuit","volume":"7","author":"chakrabarti","year":"2017","journal-title":"Sci Rep"},{"key":"ref93","doi-asserted-by":"publisher","DOI":"10.3389\/fnins.2016.00333"},{"key":"ref106","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2016.2630925"},{"key":"ref92","article-title":"3D-stackable crossbar resistive memory based on field assisted superlinear threshold (FAST) selector","author":"jo","year":"2014","journal-title":"IEDM Tech Dig"},{"key":"ref105","article-title":"$10\\times 10$ nm2 Hf\/HfOx crossbar resistive RAM with excellent performance, reliability and low-energy operation","author":"govoreanu","year":"2011","journal-title":"IEDM Tech Dig"},{"key":"ref91","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2014.7001330"},{"key":"ref104","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2015.7409719"},{"key":"ref90","doi-asserted-by":"crossref","first-page":"854","DOI":"10.7873\/DATE.2015.0620","article-title":"Technology-design co-optimization of resistive cross-point array for accelerating learning algorithms on chip","author":"chen","year":"2015","journal-title":"Proc Design Autom Test Eur (DATE)"},{"key":"ref103","year":"0","journal-title":"Yale Face Database"},{"key":"ref102","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2015.2439635"},{"key":"ref111","article-title":"Backpropagation for energy-efficient neuromorphic computing","author":"esser","year":"2015","journal-title":"Proc Conf Neural Inf Process Syst (NIPS)"},{"key":"ref112","article-title":"Scaling-up resistive synaptic arrays for neuro-inspired architecture: Challenges and prospect","author":"yu","year":"2015","journal-title":"IEDM Tech Dig"},{"key":"ref110","first-page":"1","article-title":"Temperature-insensitive analog vector-by-matrix multiplier based on 55 nm NOR flash memory cells","author":"guo","year":"2017","journal-title":"Proc IEEE Custom Integr Circuits Conf (CICC)"},{"key":"ref98","doi-asserted-by":"crossref","first-page":"10123","DOI":"10.1038\/srep10123","article-title":"Electronic system with memristive synapses for pattern recognition","volume":"5","author":"park","year":"2015","journal-title":"Sci Rep"},{"key":"ref99","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898010"},{"key":"ref96","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2013.6724691"},{"key":"ref97","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2016.2616483"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080246"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1126\/science.1254642"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7418007"},{"key":"ref13","first-page":"264","article-title":"A 1.42 TOPS\/W deep convolutional neural network recognition processor for intelligent IoE systems","author":"sim","year":"2016","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref14","first-page":"238","article-title":"A 2.9 TOPS\/W deep convolutional neural network SoC in FD-SOI 28nm for intelligent embedded systems","author":"desoli","year":"2017","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref15","first-page":"246","article-title":"ENVISION: A 0.26-to-10TOPS\/W subword-parallel dynamic-voltage-accuracy-frequency-scalable convolutional neural network processor in 28 nm FDSOI","author":"moons","year":"2017","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref118","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001140"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-54313-0"},{"key":"ref82","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2017.2671433"},{"key":"ref117","doi-asserted-by":"publisher","DOI":"10.1109\/IJCNN.2016.7727298"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/24\/38\/382001"},{"key":"ref81","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2014.7047127"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2015.7409625"},{"key":"ref84","first-page":"88","article-title":"Analog-input analog-weight dot-product operation with Ag\/a-Si\/Pt memristive devices","author":"gao","year":"2012","journal-title":"Proc IEEE Int Conf Very Large Scale Integrat (VLSI-SoC)"},{"key":"ref119","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001139"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2012.2227969"},{"key":"ref83","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/23\/7\/075201"},{"key":"ref114","doi-asserted-by":"publisher","DOI":"10.1145\/2966986.2967015"},{"key":"ref113","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2015.2426495"},{"key":"ref116","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2015.7409721"},{"key":"ref80","doi-asserted-by":"publisher","DOI":"10.1088\/0957-4484\/26\/45\/455204"},{"key":"ref115","doi-asserted-by":"publisher","DOI":"10.1063\/1.4991917"},{"key":"ref120","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2529279"},{"key":"ref89","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228448"},{"key":"ref121","doi-asserted-by":"publisher","DOI":"10.3850\/9783981537079_0549"},{"key":"ref122","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2017.8268337"},{"key":"ref123","year":"0","journal-title":"NeuroSim"},{"key":"ref85","doi-asserted-by":"publisher","DOI":"10.1109\/DRC.2015.7175619"},{"key":"ref86","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIT.2017.7998165"},{"key":"ref87","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2017.2698083"},{"key":"ref88","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2017.8268338"}],"container-title":["Proceedings of the IEEE"],"original-title":[],"link":[{"URL":"http:\/\/ieeexplore.ieee.org\/ielaam\/5\/8290589\/8267253-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/5\/8290589\/08267253.pdf?arnumber=8267253","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,8]],"date-time":"2022-04-08T14:55:56Z","timestamp":1649429756000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8267253\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,2]]},"references-count":135,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/jproc.2018.2790840","relation":{},"ISSN":["0018-9219","1558-2256"],"issn-type":[{"value":"0018-9219","type":"print"},{"value":"1558-2256","type":"electronic"}],"subject":[],"published":{"date-parts":[[2018,2]]}}}