{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,11]],"date-time":"2026-03-11T03:42:56Z","timestamp":1773200576090,"version":"3.50.1"},"reference-count":202,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,1,1]],"date-time":"2019-01-01T00:00:00Z","timestamp":1546300800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000185","name":"Defense Advanced Research Projects Agency","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000185","id-type":"DOI","asserted-by":"publisher"}]},{"name":"NSF-SRC\/NRI\/GRC E2CDA"},{"name":"STARnet SONIC"},{"DOI":"10.13039\/100000001","name":"National Science Foundation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100015269","name":"Stanford SystemX Alliance","doi-asserted-by":"crossref","id":[{"id":"10.13039\/100015269","id-type":"DOI","asserted-by":"crossref"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Proc. IEEE"],"published-print":{"date-parts":[[2019,1]]},"DOI":"10.1109\/jproc.2018.2882603","type":"journal-article","created":{"date-parts":[[2018,12,27]],"date-time":"2018-12-27T19:38:26Z","timestamp":1545939506000},"page":"19-48","source":"Crossref","is-referenced-by-count":98,"title":["The N3XT Approach to Energy-Efficient Abundant-Data Computing"],"prefix":"10.1109","volume":"107","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-8018-1264","authenticated-orcid":false,"given":"Mohamed M.","family":"Sabry Aly","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2187-0473","authenticated-orcid":false,"given":"Tony F.","family":"Wu","sequence":"additional","affiliation":[]},{"given":"Andrew","family":"Bartolo","sequence":"additional","affiliation":[]},{"given":"Yash H.","family":"Malviya","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9685-0891","authenticated-orcid":false,"given":"William","family":"Hwang","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4912-814X","authenticated-orcid":false,"given":"Gage","family":"Hills","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3826-527X","authenticated-orcid":false,"given":"Igor","family":"Markov","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2345-2531","authenticated-orcid":false,"given":"Mary","family":"Wootters","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2237-193X","authenticated-orcid":false,"given":"Max M.","family":"Shulaker","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0096-1472","authenticated-orcid":false,"given":"H.-S.","family":"Philip Wong","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5572-5194","authenticated-orcid":false,"given":"Subhasish","family":"Mitra","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref170","doi-asserted-by":"publisher","DOI":"10.1109\/VTSA.2007.378923"},{"key":"ref172","doi-asserted-by":"publisher","DOI":"10.1038\/nnano.2015.29"},{"key":"ref171","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2012.2190369"},{"key":"ref174","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2016.7838333"},{"key":"ref173","year":"2017","journal-title":"Webscope dataset"},{"key":"ref176","doi-asserted-by":"publisher","DOI":"10.1021\/acsnano.7b00861"},{"key":"ref175","first-page":"492","article-title":"Brain-inspired computing exploiting carbon nanotube FETs and resistive RAM: Hyperdimensional computing case study","author":"wu","year":"2018","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref178","article-title":"Novel vertical 3D structure of TaOx-based RRAM with self-localized switching region by sidewall electrode oxidation","volume":"6","author":"yu","year":"2016","journal-title":"Sci Rep"},{"key":"ref177","first-page":"158t","article-title":"3D vertical RRAM-scaling limit analysis and demonstration of 3D array operation","author":"yu","year":"2013","journal-title":"Proc VLSI Technol"},{"key":"ref168","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2013.6724663"},{"key":"ref169","doi-asserted-by":"publisher","DOI":"10.1109\/CSICS.2013.6659222"},{"key":"ref39","first-page":"338","article-title":"A 16 Gb ReRAM with 200 MB\/s write and 1GB\/s read in 27 nm technology","author":"fackenthal","year":"2014","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2185930"},{"key":"ref33","first-page":"478","article-title":"An N40 256 \n$\\text{K}\\times44$\n embedded RRAM macro with SL-precharge SA and low-voltage current limiter to improve read and write performance","author":"chou","year":"2018","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1021\/acsami.7b16634"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2179038"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ITHERM.2016.7517712"},{"key":"ref37","year":"2018","journal-title":"DDR4 specification"},{"key":"ref36","first-page":"3123","article-title":"BinaryConnect: Training deep neural networks with binary weights during propagations","author":"courbariaux","year":"2015","journal-title":"Proc NIPS"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2016.7838490"},{"key":"ref34","first-page":"12.7.1","article-title":"Fully integrated 54 nm STT-RAM with the smallest bit cell dimension for high density memory application","author":"chung","year":"2010","journal-title":"IEDM Tech Dig"},{"key":"ref181","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-017-0003-y"},{"key":"ref180","doi-asserted-by":"publisher","DOI":"10.14778\/2732977.2733001"},{"key":"ref185","author":"smith","year":"2016","journal-title":"Early iPhone 7 Teardowns Intel and Qualcom Modems TSMC SoC and 2 to 3 GB of RAM"},{"key":"ref184","year":"2017","journal-title":"TensorFlow Model Zoo"},{"key":"ref183","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555759"},{"key":"ref182","doi-asserted-by":"publisher","DOI":"10.1063\/1.5021274"},{"key":"ref189","year":"2017","journal-title":"Macbook Pro Specification"},{"key":"ref188","year":"2017","journal-title":"Thinkpad T Specification"},{"key":"ref187","year":"2017","journal-title":"YOGA 900S-12ISK Platform Specifications"},{"key":"ref186","author":"smith","year":"2015","journal-title":"Correcting Apple’s A9 SoC L3 Cache Size A 4MB Victim Cache"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7418007"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TNS.2014.2361488"},{"key":"ref179","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2187527"},{"key":"ref29","first-page":"1","article-title":"Performance improvements by SL-current limiter and novel programming methods on 16 MB RRAM chip","author":"chen","year":"2017","journal-title":"Proc IMW"},{"key":"ref20","first-page":"212","article-title":"Endurance enhancement of flash-memory storage, systems: An efficient static wear leveling design","author":"chang","year":"2007","journal-title":"Proc DAC"},{"key":"ref22","first-page":"1","article-title":"A 3T1R nonvolatile TCAM using MLC ReRAM with sub-1ns search time","author":"chang","year":"2011","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2009.134"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2235013"},{"key":"ref23","first-page":"434","article-title":"A 0.5 V 4 Mb logic-process compatible embedded resistive RAM (ReRAM) in 65nm CMOS using low-voltage current-mode sensing scheme with 45 ns random read time","author":"chang","year":"2012","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2012.2218607"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2012.6479083"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1038\/nnano.2017.115"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2018.00059"},{"key":"ref154","first-page":"27.2.1","article-title":"Highly functional and reliable 8 Mb STT-MRAM embedded in 28 nm logic","author":"song","year":"2016","journal-title":"IEDM Tech Dig"},{"key":"ref153","year":"2017","journal-title":"1 billion word language model benchmark"},{"key":"ref156","year":"2015","journal-title":"Cadence Spectre Circuit Simulator"},{"key":"ref155","year":"2017","journal-title":"OpenSPARC T2 SoC"},{"key":"ref150","doi-asserted-by":"crossref","first-page":"74","DOI":"10.1038\/nature22994","article-title":"Three-dimensional integration of nanotechnologies for computing and data storage on a single chip","volume":"547","author":"shulaker","year":"2017","journal-title":"Nature"},{"key":"ref152","first-page":"1","article-title":"Very deep convolutional networks for large-scale image recognition","author":"simonyan","year":"2015","journal-title":"Proc ICLR"},{"key":"ref151","first-page":"208t","article-title":"CMOS-embedded STT-MRAM arrays in 2\n$\\times$\n nm nodes for GP-MCU applications","author":"shum","year":"2017","journal-title":"Proc VLSI"},{"key":"ref146","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2282092"},{"key":"ref147","first-page":"27.4.1","article-title":"Monolithic 3D integration of logic and memory: Carbon nanotube FETs, resistive RAM, and silicon FETs","author":"shulaker","year":"2014","journal-title":"IEDM Tech Dig"},{"key":"ref148","first-page":"32.4.1","article-title":"Efficient metallic carbon nanotube removal for highly-scaled technologies","author":"shulaker","year":"2015","journal-title":"IEDM Tech Dig"},{"key":"ref149","first-page":"1197","article-title":"Monolithic 3D integration: A path from concept to reality","author":"shulaker","year":"2015","journal-title":"Proc DATE"},{"key":"ref59","article-title":"TRIG: Hardware accelerator for inference-based applications and experimental demonstration using carbon nanotube FETs","author":"hills","year":"2018","journal-title":"Proc DAC"},{"key":"ref58","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2018.2871841"},{"key":"ref57","author":"hills","year":"2018","journal-title":"Variation-Aware Nanosystem Design Kit"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2415492"},{"key":"ref55","author":"hennessey","year":"2012","journal-title":"Computer Architecture A Quantitative Approach"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2016.90"},{"key":"ref53","year":"2016","journal-title":"RNA Dental Expression Analysis"},{"key":"ref52","year":"2017","journal-title":"JEDEC specification"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1609\/aimag.v31i3.2303"},{"key":"ref167","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2012.6479040"},{"key":"ref166","first-page":"1","article-title":"Monolithic three-dimensional integrated circuits using carbon nanotube FETs and interconnects","author":"wei","year":"2009","journal-title":"IEDM Tech Dig"},{"key":"ref165","doi-asserted-by":"publisher","DOI":"10.1145\/1755951.1755912"},{"key":"ref164","doi-asserted-by":"crossref","DOI":"10.1038\/ncomms14948","article-title":"A microprocessor based on a two-dimensional semiconductor","volume":"8","author":"wachter","year":"2017","journal-title":"Nature Commun"},{"key":"ref163","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2015.7298935"},{"key":"ref162","first-page":"36","article-title":"Cost-effective 28-nm LSTP CMOS using gate-first metal gate\/high-k technology","author":"tomimatsu","year":"2009","journal-title":"Proc VLSI"},{"key":"ref161","doi-asserted-by":"publisher","DOI":"10.1109\/CVPR.2016.308"},{"key":"ref160","year":"2018","journal-title":"Synopsys IC Compiler"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2007.911051"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"24","DOI":"10.1109\/MC.2015.376","article-title":"Energy-efficient abundant-data computing: The N3XT 1,000x","volume":"48","author":"aly","year":"2015","journal-title":"Comput Mag"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2003999"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2239092"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1063\/1.5031914"},{"key":"ref159","doi-asserted-by":"crossref","first-page":"302","DOI":"10.1007\/s00339-016-9841-0","article-title":"Endurance-write-speed tradeoffs in nonvolatile memories","volume":"122","author":"strukov","year":"2016","journal-title":"Appl Phys A Solids Surf"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1021\/acsami.7b12313"},{"key":"ref49","first-page":"1","article-title":"Deep compression: Compressing DNNs with pruning, trained quantization and Huffman coding","author":"han","year":"2016","journal-title":"Proc ICLR"},{"key":"ref157","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2013.127"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2015.7223698"},{"key":"ref158","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2017.2781901"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/4.535411"},{"key":"ref45","first-page":"17","article-title":"PowerGraph: Distributed graph-parallel computation on natural graphs","author":"gonzalez","year":"2012","journal-title":"Proc OSDI"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIT.2017.7998202"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2016.7838348"},{"key":"ref42","first-page":"343","article-title":"A 4 GHz, low latency TCAM in 14 nm SOI FinFET technology using a high performance current sense amplifier for AC current surge reduction","author":"fritsch","year":"2015","journal-title":"Proc ESSCIRC"},{"key":"ref41","year":"2015","journal-title":"Fastest Fourier Transform in the West Library"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1145\/3093315.3037702"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1016\/j.tca.2013.04.028"},{"key":"ref73","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2018.2851191"},{"key":"ref72","doi-asserted-by":"publisher","DOI":"10.1145\/2494536"},{"key":"ref71","author":"jozefowicz","year":"2016","journal-title":"Exploring the limits of language modeling"},{"key":"ref70","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080246"},{"key":"ref76","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2013.6487708"},{"key":"ref77","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.32"},{"key":"ref74","first-page":"134","article-title":"Improving datacenter efficiency through portioning-aware scheduling","author":"kasture","year":"2017","journal-title":"Proc PACT"},{"key":"ref75","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2012.2215121"},{"key":"ref78","doi-asserted-by":"crossref","first-page":"366","DOI":"10.1109\/TCE.2002.1010143","article-title":"A space-efficient flash translation layer for compact flash systems","volume":"48","author":"kim","year":"2002","journal-title":"IEEE Trans Consum Electron"},{"key":"ref79","first-page":"52","article-title":"Bi-layered RRAM with unlimited endurance and extremely uniform switching","author":"kim","year":"2011","journal-title":"Proc VLSI"},{"key":"ref60","first-page":"1","article-title":"Random soft error suppression by stoichiometric engineering: CMOS compatible and reliable 1 Mb HfO2-ReRAM with 2 extra masks for embedded IoT systems","author":"chang","year":"2016","journal-title":"Proc Symp VLSI"},{"key":"ref62","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2016.155"},{"key":"ref61","first-page":"166","article-title":"Self-rectifying bipolar TaOx\/TiO2 RRAM with superior endurance over \n$10^{12}$\n cycles for 3D high-density storage-class memory","author":"hsu","year":"2013","journal-title":"Proc VLSI"},{"key":"ref63","doi-asserted-by":"publisher","DOI":"10.1145\/3125502.3125531"},{"key":"ref64","year":"2017","journal-title":"Flower Image Dataset"},{"key":"ref65","year":"2015","journal-title":"Intel 64 and IA-32 Architectures Optimization Reference Manual"},{"key":"ref66","doi-asserted-by":"publisher","DOI":"10.1109\/SAMOS.2017.8344642"},{"key":"ref67","author":"jacob","year":"2010","journal-title":"Memory Systems Cache DRAM Disk"},{"key":"ref68","first-page":"12t","article-title":"A 14 nm SoC platform technology featuring 2nd generation Tri-gate transistors, 70 nm gate pitch, 52 nm metal pitch, and 0.0499 \n$\\mu\\text{m}^{2}$\n SRAM cells, optimized for low power, high performance and high density SoC products","author":"jan","year":"2015","journal-title":"Proc VLSI Symp"},{"key":"ref69","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2018.8510689"},{"key":"ref197","first-page":"1","article-title":"Cori: A Cray XC Pre-Exascale System for NERSC","author":"antypas","year":"2014","journal-title":"Proc Cray User Group Conf"},{"key":"ref198","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2011.5993668"},{"key":"ref199","year":"2017","journal-title":"The Sequoia Super Computer"},{"key":"ref193","author":"anselmi","year":"2010","journal-title":"IBM Power 770 and 780 Technical Overview and Introduction"},{"key":"ref194","year":"2017","journal-title":"Super computer"},{"key":"ref195","year":"2017","journal-title":"Joint Center for Advanced High-Performance Computing"},{"key":"ref196","first-page":"1","article-title":"Runtime I\/O re-routing + throttling on HPC storage","author":"liu","year":"2013","journal-title":"Proc of HotStorage"},{"key":"ref95","doi-asserted-by":"publisher","DOI":"10.1109\/SFCS.1980.13"},{"key":"ref94","doi-asserted-by":"publisher","DOI":"10.1007\/BF01744433"},{"key":"ref190","author":"caldeira","year":"2015","journal-title":"IBM Power Systems S812LC Technical Overview and Introduction"},{"key":"ref93","author":"lee","year":"2017","journal-title":"Stanford Virtual-Source Carbon Nanotube Field-Effect Transistors Model"},{"key":"ref191","year":"2017","journal-title":"Yoga 900–13ISK Platform Specifications"},{"key":"ref92","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2016.7838498"},{"key":"ref192","author":"haug","year":"2015","journal-title":"IBM Power Systems S812LC Technical Overview and Introduction"},{"key":"ref91","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2015.2457424"},{"key":"ref90","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2015.2457453"},{"key":"ref98","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2027907"},{"key":"ref99","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2013.6651907"},{"key":"ref96","author":"leskovec","year":"2014","journal-title":"SNAP Datasets Stanford large network dataset collection"},{"key":"ref97","doi-asserted-by":"publisher","DOI":"10.1038\/nphoton.2009.259"},{"key":"ref82","doi-asserted-by":"crossref","first-page":"296","DOI":"10.1145\/3296979.3192379","article-title":"Spatial: A language and compiler for application accelerators","author":"koeplinger","year":"2018","journal-title":"Proc SIGPLAN"},{"key":"ref81","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2016.205"},{"key":"ref84","doi-asserted-by":"publisher","DOI":"10.1021\/acsnano.8b04208"},{"key":"ref83","first-page":"1097","article-title":"ImageNet classification with deep convolutional neural networks","author":"krizhevsky","year":"2012","journal-title":"Proc NIPS"},{"key":"ref80","first-page":"1","article-title":"A covalent-bonded cross-coupled current-mode sense amplifier for STT-MRAM with 1T1MTJ common source-line structure array","author":"kin","year":"2015","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref89","doi-asserted-by":"publisher","DOI":"10.1038\/nmat3070"},{"key":"ref85","article-title":"Resistive RAM with multiple bits per cell: Array-level demonstration of 3 bits per cell","author":"le","year":"0","journal-title":"IEEE Trans Electron Devices"},{"key":"ref86","doi-asserted-by":"crossref","first-page":"436","DOI":"10.1038\/nature14539","article-title":"Deep learning","volume":"521","author":"lecun","year":"2015","journal-title":"Nature"},{"key":"ref87","doi-asserted-by":"publisher","DOI":"10.1109\/VTSA.2008.4530806"},{"key":"ref88","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2010.24"},{"key":"ref200","author":"dongarra","year":"2016","journal-title":"Report on the Sunway Taihu Light System"},{"key":"ref101","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2016.7573431"},{"key":"ref100","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2015.0362"},{"key":"ref201","doi-asserted-by":"publisher","DOI":"10.1063\/1.2717855"},{"key":"ref202","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2280296"},{"key":"ref127","doi-asserted-by":"crossref","first-page":"271","DOI":"10.1126\/science.aaj1628","article-title":"Scaling carbon nanotube complementary transistors to 5-nm gate lengths","volume":"355","author":"qiu","year":"2017","journal-title":"Science"},{"key":"ref126","article-title":"Advances in RRAM through split manufacturing and aggressive scaling","author":"provine","year":"2014","journal-title":"Proc GOMATech"},{"key":"ref125","doi-asserted-by":"publisher","DOI":"10.1557\/mrs.2012.203"},{"key":"ref124","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2012.6242497"},{"key":"ref129","doi-asserted-by":"publisher","DOI":"10.1145\/1669112.1669117"},{"key":"ref128","doi-asserted-by":"publisher","DOI":"10.1145\/1555754.1555760"},{"key":"ref130","doi-asserted-by":"publisher","DOI":"10.1109\/HOTCHIPS.2016.7936172"},{"key":"ref133","first-page":"396","article-title":"A 4 Gb LPDDR2 STT-MRAM with compact 9F2 1T1MTJ cell and hierarchical bitline architecture","author":"rho","year":"2017","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref134","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2034076"},{"key":"ref131","first-page":"525","article-title":"XNOR-Net: ImageNet classification using binary convolutional neural networks","author":"rastegari","year":"2016","journal-title":"Proc ECCV"},{"key":"ref132","first-page":"1","article-title":"Hogwild: A lock-free approach to parallelizing stochastic gradient descent","author":"recht","year":"2011","journal-title":"Proc Adv Neural Inf Process Syst"},{"key":"ref136","doi-asserted-by":"publisher","DOI":"10.1145\/2485922.2485963"},{"key":"ref135","first-page":"1","article-title":"Sub-3 ns pulse with sub-\n$100~\\mu\\text{A}$\n switching of 1x–2x nm perpendicular MTJ for high-performance embedded STT-MRAM towards sub-20 nm CMOS","author":"saida","year":"2016","journal-title":"Proc Symp VLSI"},{"key":"ref138","first-page":"389","article-title":"Energy characterization and instruction-level energy model of Intel’s Xeon Phi processor","author":"shao","year":"2013","journal-title":"Proc ISLPED"},{"key":"ref137","doi-asserted-by":"publisher","DOI":"10.1145\/2588555.2610518"},{"key":"ref139","author":"shazeer","year":"2017","journal-title":"Outrageously large neural networks The sparsely-gated mixture-of-experts layer"},{"key":"ref140","first-page":"82","article-title":"A 5 ns fast write multi-level non-volatile 1 K bits RRAM memory with advance write scheme","author":"sheu","year":"2009","journal-title":"Proc VLSI"},{"key":"ref141","first-page":"200","article-title":"A 4 Mb embedded SLC resistive-RAM macro with 7.2 ns read-write random-access time and 160 ns MLC-access capability","author":"sheu","year":"2011","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref142","doi-asserted-by":"crossref","first-page":"526","DOI":"10.1038\/nature12502","article-title":"Carbon nanotube computer","volume":"501","author":"shulaker","year":"2013","journal-title":"Nature"},{"key":"ref143","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2013.6487660"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2882903.2915213"},{"key":"ref144","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2014.7047164"},{"key":"ref1","author":"abadi","year":"2016","journal-title":"Tensorflow Large-scale machine learning on heterogeneous distributed systems"},{"key":"ref145","first-page":"27.4.1","article-title":"Monolithic 3D integration of logic and memory: Carbon nanotube FETs, resistive RAM, and silicon FETs","author":"shulaker","year":"2014","journal-title":"IEDM Tech Dig"},{"key":"ref109","first-page":"219","article-title":"World’s first monolithic 3D-FPGA with TFT SRAM over 90 nm 9 layer Cu CMOS","author":"naito","year":"2010","journal-title":"Proc VLSI Technol"},{"key":"ref108","first-page":"1116","article-title":"The RowHammer problem and other issues we may face as memory becomes denser","author":"mutlu","year":"2017","journal-title":"Proc DATE"},{"key":"ref107","doi-asserted-by":"publisher","DOI":"10.1109\/MSST.2011.5937225"},{"key":"ref106","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIT.2017.7998183"},{"key":"ref105","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2017.8268315"},{"key":"ref104","author":"dua","year":"2017","journal-title":"UCI Machine Learning Repository"},{"key":"ref103","year":"2017","journal-title":"Cadence Virtuoso Liberate Characterization Solution"},{"key":"ref102","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2017.2709812"},{"key":"ref111","first-page":"1","article-title":"Learning a natural language interface with neural programmer","author":"neelakantan","year":"2017","journal-title":"Proc ICLR"},{"key":"ref112","first-page":"1","article-title":"A 3.3 ns-access-time 71.2 \n$\\mu\\text{W}$\n\/MHz 1 Mb embedded STT-MRAM using physically eliminated read-disturb scheme and normally-off memory architecture","author":"noguchi","year":"2015","journal-title":"IEEE ISSCC Dig Tech Papers"},{"key":"ref110","first-page":"1","article-title":"STTRAM scaling and retention failure","volume":"17","author":"naeimi","year":"2013","journal-title":"Intel Technol J"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2567948.2577304"},{"key":"ref12","doi-asserted-by":"crossref","first-page":"19","DOI":"10.1145\/74851.74854","article-title":"Simple but effective techniques for NUMA memory management","volume":"23","author":"bolosky","year":"1889","journal-title":"Oper Syst Rev"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/2968456.2968464"},{"key":"ref14","doi-asserted-by":"crossref","first-page":"1601240e","DOI":"10.1126\/sciadv.1601240","article-title":"Quasi-ballistic carbon nanotube array transistors with current density exceeding Si and GaAs","volume":"9","author":"brady","year":"2016","journal-title":"J Adv Sci"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2011.15"},{"key":"ref16","first-page":"1","article-title":"First demonstration of a CMOS over CMOS 3D VLSI CoolCube integration on 300 mm wafers","author":"brunet","year":"2016","journal-title":"Proc VLSI"},{"key":"ref118","doi-asserted-by":"publisher","DOI":"10.1021\/acsnano.7b01164"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2014.6849351"},{"key":"ref117","doi-asserted-by":"publisher","DOI":"10.1145\/2627369.2627642"},{"key":"ref18","year":"2010","journal-title":"Calibre xACT 3D—No Compromise Extraction For Advanced Transistor Level Design"},{"key":"ref19","year":"2016","journal-title":"Agriculture Food Security and Climate Change Conf"},{"key":"ref119","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2009.2016562"},{"key":"ref114","year":"2017","journal-title":"OpenSPARC T2 Processor Design"},{"key":"ref113","first-page":"101450h","article-title":"Variability study with CD-SEM metrology for STT-MRAM: Correlation analysis between physical dimensions and electrical property of the memory element","volume":"10145","author":"ohashi","year":"2017","journal-title":"Proc SPIE"},{"key":"ref116","doi-asserted-by":"publisher","DOI":"10.1109\/ITHERM.2016.7517728"},{"key":"ref115","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2018.00047"},{"key":"ref120","year":"2017","journal-title":"Intel Performance Counter Monitor"},{"key":"ref121","year":"2017","journal-title":"Pharmacogenomics Knowledge Base"},{"key":"ref122","doi-asserted-by":"publisher","DOI":"10.1038\/nphoton.2015.69"},{"key":"ref123","doi-asserted-by":"publisher","DOI":"10.1145\/1993498.1993501"}],"container-title":["Proceedings of the IEEE"],"original-title":[],"link":[{"URL":"https:\/\/ieeexplore.ieee.org\/ielaam\/5\/8589029\/8591984-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/5\/8589029\/08591984.pdf?arnumber=8591984","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,13]],"date-time":"2022-07-13T21:14:48Z","timestamp":1657746888000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8591984\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,1]]},"references-count":202,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/jproc.2018.2882603","relation":{},"ISSN":["0018-9219","1558-2256"],"issn-type":[{"value":"0018-9219","type":"print"},{"value":"1558-2256","type":"electronic"}],"subject":[],"published":{"date-parts":[[2019,1]]}}}