{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,6]],"date-time":"2026-04-06T21:57:47Z","timestamp":1775512667209,"version":"3.50.1"},"reference-count":131,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2020,12,1]],"date-time":"2020-12-01T00:00:00Z","timestamp":1606780800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,12,1]],"date-time":"2020-12-01T00:00:00Z","timestamp":1606780800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,12,1]],"date-time":"2020-12-01T00:00:00Z","timestamp":1606780800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Proc. IEEE"],"published-print":{"date-parts":[[2020,12]]},"DOI":"10.1109\/jproc.2020.2999613","type":"journal-article","created":{"date-parts":[[2020,6,22]],"date-time":"2020-06-22T21:41:08Z","timestamp":1592862068000},"page":"2178-2194","source":"Crossref","is-referenced-by-count":26,"title":["A Survey of Testing Techniques for Approximate Integrated Circuits"],"prefix":"10.1109","volume":"108","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-1484-5162","authenticated-orcid":false,"given":"Marcello","family":"Traiola","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7398-7107","authenticated-orcid":false,"given":"Arnaud","family":"Virazel","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0722-8772","authenticated-orcid":false,"given":"Patrick","family":"Girard","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1417-6328","authenticated-orcid":false,"given":"Mario","family":"Barbareschi","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6116-7339","authenticated-orcid":false,"given":"Alberto","family":"Bosio","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2011.5993675"},{"key":"ref38","doi-asserted-by":"crossref","first-page":"1225","DOI":"10.1109\/TVLSI.2009.2020591","article-title":"Design of low-power high-speed truncation-error-tolerant adder and its application in digital signal processing","volume":"18","author":"zhu","year":"2010","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540712"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2016.84"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2905002"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2016.2640296"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/SOCDC.2010.5682905"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2012.146"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927036"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2011.5763154"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/LES.2015.2393860"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835966"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/1961295.1950391"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/1806799.1806808"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/2189750.2151008"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/2666356.2594302"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.48"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835977"},{"key":"ref101","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2016.7428057"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2011.5763158"},{"key":"ref100","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744863"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/3060403.3060415"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7926993"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7926979"},{"key":"ref59","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203807"},{"key":"ref58","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2015.2493547"},{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.1145\/2966986.2967005"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2016.7538962"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2014.2308214"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2015.7372600"},{"key":"ref53","first-page":"1","article-title":"A low-power, high-performance approximate multiplier with configurable partial error recovery","author":"liu","year":"2014","journal-title":"Proc Design Autom Test Eur Conf Exhibition (DATE)"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2011.51"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228509"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/2463209.2488873"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2013.6569370"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593092"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ACSSC.2013.6810241"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1806596.1806620"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2016.2630270"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540711"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2775054.2694365"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744778"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1145\/2742060.2743760"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2018.8350962"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2018.8624023"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/NANO.2013.6720793"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1145\/2429384.2429542"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/NANO.2014.6967953"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2013.6691096"},{"key":"ref127","author":"amar\u00fa","year":"2015","journal-title":"The EPFL Combinational Benchmark Suite"},{"key":"ref126","year":"2016","journal-title":"Aoki Laboratory Tohoku University Japan"},{"key":"ref125","doi-asserted-by":"publisher","DOI":"10.1109\/LATW.2018.8349681"},{"key":"ref124","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8714898"},{"key":"ref73","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2015.2494005"},{"key":"ref72","doi-asserted-by":"publisher","DOI":"10.1145\/2742060.2742063"},{"key":"ref129","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2018.8602939"},{"key":"ref71","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2019.2913743"},{"key":"ref128","doi-asserted-by":"publisher","DOI":"10.1109\/54.785838"},{"key":"ref70","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2019.2918241"},{"key":"ref76","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927254"},{"key":"ref130","year":"2020","journal-title":"TetraMAX"},{"key":"ref77","doi-asserted-by":"publisher","DOI":"10.1145\/3060403.3060404"},{"key":"ref74","first-page":"1481","article-title":"SEERAD: A high speed yet energy-efficient rounding-based approximate divider","author":"zendegani","year":"2016","journal-title":"Proc Design Autom Test Eur Conf Exhibition (DATE)"},{"key":"ref75","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2897965"},{"key":"ref131","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2019.2923040"},{"key":"ref78","doi-asserted-by":"publisher","DOI":"10.1109\/TMSCS.2018.2817608"},{"key":"ref79","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.2018.8464807"},{"key":"ref60","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2017.2672976"},{"key":"ref62","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2856362"},{"key":"ref61","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062210"},{"key":"ref63","doi-asserted-by":"publisher","DOI":"10.1109\/AHS.2018.8541479"},{"key":"ref64","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2792902"},{"key":"ref65","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2018.2890222"},{"key":"ref66","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2856245"},{"key":"ref67","first-page":"45","author":"rehman","year":"2019","journal-title":"Heterogeneous Approximate Multipliers Architectures and Design Methodologies"},{"key":"ref68","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2019.2926275"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/2893356"},{"key":"ref69","doi-asserted-by":"publisher","DOI":"10.1109\/ICCET.2019.8726875"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2015.2505723"},{"key":"ref109","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2019.2915328"},{"key":"ref95","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2016.2598283"},{"key":"ref108","first-page":"1289","article-title":"Generalized matrix factorization techniques for approximate logic synthesis","author":"hashemi","year":"2019","journal-title":"Proc Design Autom Test Eur Conf Exhibition (DATE)"},{"key":"ref94","first-page":"1","article-title":"ABACUS: A technique for automated behavioral synthesis of approximate computing circuits","author":"nepal","year":"2014","journal-title":"Proc Design Autom Test Eur Conf Exhibition (DATE)"},{"key":"ref107","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8714977"},{"key":"ref93","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2013.6691202"},{"key":"ref106","doi-asserted-by":"publisher","DOI":"10.1109\/SSCI.2016.7850173"},{"key":"ref92","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.280"},{"key":"ref105","doi-asserted-by":"publisher","DOI":"10.1109\/EWDTS.2017.8110108"},{"key":"ref91","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228504"},{"key":"ref104","first-page":"1","article-title":"Towards formal relaxed equivalence checking in approximate computing methodology","author":"hol\u00edk","year":"2016","journal-title":"Proc WAPCO"},{"key":"ref90","first-page":"1","article-title":"A new circuit simplification method for error tolerant applications","author":"shin","year":"2011","journal-title":"Proc Design Autom Test Eur"},{"key":"ref103","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2897982"},{"key":"ref102","doi-asserted-by":"publisher","DOI":"10.1145\/2966986.2967003"},{"key":"ref111","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2014.6853213"},{"key":"ref112","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2445741"},{"key":"ref110","doi-asserted-by":"crossref","first-page":"654","DOI":"10.1109\/TCAD.2018.2890532","article-title":"A novel heuristic search method for two-level approximate logic synthesis","volume":"39","author":"su","year":"2019","journal-title":"IEEE Trans Comput -Aided Design Integr Circuits Syst"},{"key":"ref98","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2015.0513"},{"key":"ref99","doi-asserted-by":"publisher","DOI":"10.1109\/TEVC.2014.2336175"},{"key":"ref96","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2014.7001398"},{"key":"ref97","first-page":"1","article-title":"ASLAN: Synthesis of approximate sequential circuits","author":"ranjan","year":"2014","journal-title":"Proc Design Autom Test Eur Conf Exhibition (DATE)"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750371"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/1993498.1993518"},{"key":"ref12","article-title":"UncertainT: A first-order type for uncertain data","author":"bornholt","year":"2013"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/2544173.2509546"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1016\/j.peva.2010.04.001"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-46029-2_13"},{"key":"ref118","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-98965-5"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/2025113.2025131"},{"key":"ref82","doi-asserted-by":"publisher","DOI":"10.1145\/3287624.3287668"},{"key":"ref117","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-018-5734-9"},{"key":"ref17","doi-asserted-by":"crossref","first-page":"309","DOI":"10.1145\/2714064.2660231","article-title":"Chisel: Reliability- and accuracy-aware optimization of approximate computational kernels","volume":"49","author":"misailovic","year":"2014","journal-title":"SIGPLAN Notes"},{"key":"ref81","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2018.8623909"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/1183401.1183447"},{"key":"ref84","first-page":"586","article-title":"CADE: Configurable approximate divider for energy efficiency","author":"imani","year":"2019","journal-title":"Proc Design Autom Test Eur Conf Exhibition (DATE)"},{"key":"ref119","first-page":"1322","article-title":"Emerging yield and reliability challenges in nanometer CMOS technologies","author":"gielen","year":"2008","journal-title":"Proc Design Autom Test Eur"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/2666356.2594294"},{"key":"ref83","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2019.8702363"},{"key":"ref114","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2898069"},{"key":"ref113","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8715138"},{"key":"ref116","doi-asserted-by":"publisher","DOI":"10.1109\/LES.2017.2754446"},{"key":"ref80","first-page":"1411","article-title":"Adaptive approximation in arithmetic circuits: A low-power unsigned divider design","author":"jiang","year":"2018","journal-title":"Proc Design Autom Test Eur Conf Exhibition (DATE)"},{"key":"ref115","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2011.6105401"},{"key":"ref120","author":"bushnell","year":"2000","journal-title":"Essentials of Electronic Testing for Digital Memory and Mixed-Signal VLSI Circuits"},{"key":"ref89","first-page":"957","article-title":"Approximate logic synthesis for error tolerant applications","author":"shin","year":"2010","journal-title":"Proc Design Autom Test Eur Conf Exhibition (DATE)"},{"key":"ref121","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2018.8297312"},{"key":"ref122","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041836"},{"key":"ref123","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2012.78"},{"key":"ref85","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2019.2916817"},{"key":"ref86","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2018.2885044"},{"key":"ref87","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2019.2920335"},{"key":"ref88","doi-asserted-by":"publisher","DOI":"10.1145\/3094124"}],"container-title":["Proceedings of the IEEE"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/5\/9264766\/09122397.pdf?arnumber=9122397","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,27]],"date-time":"2022-04-27T13:39:58Z","timestamp":1651066798000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9122397\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,12]]},"references-count":131,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/jproc.2020.2999613","relation":{},"ISSN":["0018-9219","1558-2256"],"issn-type":[{"value":"0018-9219","type":"print"},{"value":"1558-2256","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,12]]}}}