{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,1]],"date-time":"2026-04-01T18:19:41Z","timestamp":1775067581140,"version":"3.50.1"},"reference-count":70,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2020,12,1]],"date-time":"2020-12-01T00:00:00Z","timestamp":1606780800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,12,1]],"date-time":"2020-12-01T00:00:00Z","timestamp":1606780800000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,12,1]],"date-time":"2020-12-01T00:00:00Z","timestamp":1606780800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,12,1]],"date-time":"2020-12-01T00:00:00Z","timestamp":1606780800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"ADApprox","award":["200020-188613"],"award-info":[{"award-number":["200020-188613"]}]},{"name":"ML-edge","award":["200020_182009"],"award-info":[{"award-number":["200020_182009"]}]},{"DOI":"10.13039\/501100001711","name":"Swiss NSF","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100001711","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003475","name":"MyPreHealth","doi-asserted-by":"publisher","award":["16073"],"award-info":[{"award-number":["16073"]}],"id":[{"id":"10.13039\/501100003475","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100003475","name":"Hasler Stiftung","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100003475","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100000266","name":"EPSRC project","doi-asserted-by":"publisher","award":["EP\/P010040\/1"],"award-info":[{"award-number":["EP\/P010040\/1"]}],"id":[{"id":"10.13039\/501100000266","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/501100000266","name":"EPSRC project","doi-asserted-by":"publisher","award":["EP\/K034448\/1"],"award-info":[{"award-number":["EP\/K034448\/1"]}],"id":[{"id":"10.13039\/501100000266","id-type":"DOI","asserted-by":"publisher"}]},{"name":"Imagination Technologies"},{"DOI":"10.13039\/501100000287","name":"Royal Academy of Engineering","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100000287","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"NSF","doi-asserted-by":"publisher","award":["1814920"],"award-info":[{"award-number":["1814920"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]},{"name":"DoD ARO","award":["W911NF-19-1-0484"],"award-info":[{"award-number":["W911NF-19-1-0484"]}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Proc. IEEE"],"published-print":{"date-parts":[[2020,12]]},"DOI":"10.1109\/jproc.2020.3014430","type":"journal-article","created":{"date-parts":[[2020,8,18]],"date-time":"2020-08-18T20:16:52Z","timestamp":1597781812000},"page":"2195-2213","source":"Crossref","is-referenced-by-count":88,"title":["Approximate Logic Synthesis: A Survey"],"prefix":"10.1109","volume":"108","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-1887-0779","authenticated-orcid":false,"given":"Ilaria","family":"Scarabottolo","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8940-3775","authenticated-orcid":false,"given":"Giovanni","family":"Ansaloni","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0201-310X","authenticated-orcid":false,"given":"George A.","family":"Constantinides","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1083-8782","authenticated-orcid":false,"given":"Laura","family":"Pozzi","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8232-4516","authenticated-orcid":false,"given":"Sherief","family":"Reda","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref70","doi-asserted-by":"crossref","first-page":"1225","DOI":"10.1109\/TVLSI.2009.2020591","article-title":"Design of low-power high-speed truncation-error-tolerant adder and its application in digital signal processing","volume":"18","author":"zhu","year":"2010","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"ref39","first-page":"1","article-title":"ASLAN: Synthesis of approximate sequential circuits","author":"ranjan","year":"2014","journal-title":"Proc Design Autom Test Eur Conf Exhib"},{"key":"ref38","first-page":"1","article-title":"ABACUS: A technique for automated behavioral synthesis of approximate computing circuits","author":"nepal","year":"2014","journal-title":"Proc IEEE Design Autom"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147048"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1145\/2020408.2020424"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2013.6691202"},{"key":"ref30","first-page":"1","article-title":"Approximate logic synthesis using BLASYS","author":"ma","year":"2019","journal-title":"Workshop on open-source eda technology"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/TETC.2016.2598283"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2821563"},{"key":"ref35","first-page":"1","article-title":"EvoApproxLib: Extended library of approximate arithmetic circuits","author":"mrazek","year":"2019","journal-title":"Workshop on open-source eda technology"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317781"},{"key":"ref60","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2897982"},{"key":"ref62","doi-asserted-by":"publisher","DOI":"10.1145\/337292.337323"},{"key":"ref61","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2015.2505723"},{"key":"ref63","author":"yang","year":"1991","journal-title":"Logic Synthesis and Optimization Benchmarks User Guide"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2015.2417549"},{"key":"ref64","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2017.90"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2017.8203798"},{"key":"ref65","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2013.6691096"},{"key":"ref66","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2016.15"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2020.2975695"},{"key":"ref67","doi-asserted-by":"publisher","DOI":"10.1109\/TIP.2003.819861"},{"key":"ref68","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2018.2869025"},{"key":"ref69","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2018.8351238"},{"key":"ref2","first-page":"14","author":"ansaloni","year":"2020","journal-title":"Judiciously spreading approximation among arithmetic components with top-down inexact hardware design"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2643003"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228450"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2011.51"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228509"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7926980"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2004.1281665"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/2465787.2465795"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744863"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1145\/2025113.2025133"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2016.7428057"},{"key":"ref59","author":"wolf","year":"2016","journal-title":"Yosys Open SYnthesis Suite"},{"key":"ref58","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2011.6105401"},{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.1145\/2228360.2228504"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.280"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.23919\/DATE48585.2020.9116299"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1109\/TEVC.2014.2336175"},{"key":"ref53","first-page":"54:1","article-title":"Efficient batch statistical error estimation for iterative multi-level approximate logic synthesis","author":"su","year":"2018","journal-title":"Proc 55th ACM\/ESDA\/IEEE Design Automat Conf (DAC)"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1109\/MSE.2007.44"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2013.126"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8714858"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1145\/2966986.2967005"},{"key":"ref12","first-page":"151","article-title":"A comprehensive set of logic synthesis and optimization examples","author":"fi\u0161er","year":"2016","journal-title":"Proc 12th Int Workshop Boolean Problems (IWSBP)"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISMVL.2017.11"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2013.6569370"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2015.7372600"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2897965"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8715274"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342029"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/3195970.3196001"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1986.1676819"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7926979"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.2002.1106676"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/2966986.2967003"},{"key":"ref8","first-page":"51","article-title":"The multiple wordlength paradigm","author":"constantinides","year":"2001","journal-title":"Proc IEEE FPGAs for Custom Computing"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2011.48"},{"key":"ref49","first-page":"1","article-title":"A new circuit simplification method for error tolerant applications","author":"shin","year":"2011","journal-title":"Proc Design Autom Test Eur Conf Exhib"},{"key":"ref9","first-page":"849","article-title":"A fast elitist non-dominated sorting genetic algorithm for multi-objective optimization: NSGA-II","author":"deb","year":"2000","journal-title":"Proc Int Conf Parallel Problem Solving Nature"},{"key":"ref46","author":"sentovich","year":"1992","journal-title":"A system for sequential circuit synthesis"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2657799"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1145\/2593069.2593118"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744778"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317773"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2009.19"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342067"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317878"}],"container-title":["Proceedings of the IEEE"],"original-title":[],"link":[{"URL":"https:\/\/ieeexplore.ieee.org\/ielam\/5\/9264766\/9170586-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/5\/9264766\/09170586.pdf?arnumber=9170586","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,27]],"date-time":"2022-04-27T13:40:21Z","timestamp":1651066821000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9170586\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,12]]},"references-count":70,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/jproc.2020.3014430","relation":{},"ISSN":["0018-9219","1558-2256"],"issn-type":[{"value":"0018-9219","type":"print"},{"value":"1558-2256","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,12]]}}}