{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,11]],"date-time":"2026-04-11T07:00:18Z","timestamp":1775890818378,"version":"3.50.1"},"reference-count":131,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2020,12,1]],"date-time":"2020-12-01T00:00:00Z","timestamp":1606780800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,12,1]],"date-time":"2020-12-01T00:00:00Z","timestamp":1606780800000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2020,12,1]],"date-time":"2020-12-01T00:00:00Z","timestamp":1606780800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2020,12,1]],"date-time":"2020-12-01T00:00:00Z","timestamp":1606780800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/100000001","name":"Software and Hardware Foundations of the U.S. National Science Foundation","doi-asserted-by":"publisher","id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Proc. IEEE"],"published-print":{"date-parts":[[2020,12]]},"DOI":"10.1109\/jproc.2020.3020792","type":"journal-article","created":{"date-parts":[[2020,9,24]],"date-time":"2020-09-24T20:22:31Z","timestamp":1600978951000},"page":"2150-2177","source":"Crossref","is-referenced-by-count":28,"title":["Circuit-Level Techniques for Logic and Memory Blocks in Approximate Computing Systemsx"],"prefix":"10.1109","volume":"108","author":[{"given":"Saba","family":"Amanollahi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7098-6440","authenticated-orcid":false,"given":"Mehdi","family":"Kamal","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8614-2007","authenticated-orcid":false,"given":"Ali","family":"Afzali-Kusha","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2677-7307","authenticated-orcid":false,"given":"Massoud","family":"Pedram","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2018.2836918"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2016.2590142"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2031468"},{"key":"ref32","author":"keeth","year":"2007","journal-title":"DRAM Circuit Design Fundamental and High-Speed Topics"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2018.00032"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446093"},{"key":"ref37","first-page":"525","article-title":"Design optimization in write speed of multi-level cell application for phase change memory","author":"lin","year":"2009","journal-title":"Proc IEEE Int Conf Electron Devices Solid-State Circuits (EDSSC)"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2010.24"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1116\/1.3301579"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1016\/j.sse.2016.07.006"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2018.8351021"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2015.2500185"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2017.34"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/CASES.2015.7324549"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/2644808"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2935832"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2900160"},{"key":"ref23","author":"weste","year":"2011","journal-title":"CMOS VLSI Design A Circuits and Systems Perspective"},{"key":"ref101","doi-asserted-by":"publisher","DOI":"10.1145\/2742060.2743759"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/IRPS.2014.6861122"},{"key":"ref100","doi-asserted-by":"publisher","DOI":"10.1145\/2989081.2989127"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1016\/j.vlsi.2017.10.013"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/TMM.2013.2266094"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/NEWCAS.2015.7182030"},{"key":"ref59","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2013.2243658"},{"key":"ref58","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2011.2126573"},{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.1109\/LES.2010.2060467"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2019.2933862"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2018.2889747"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8341970"},{"key":"ref53","first-page":"1","article-title":"Joint precision optimization and high level synthesis for approximate computing","author":"chaofan","year":"2015","journal-title":"Proc 52nd ACM\/EDAC\/IEEE Design Autom Conf (DAC)"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.3850\/9783981537079_0673"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056056"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC.2019.8920315"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/2465787.2465789"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/2540708.2540711"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2020.2975695"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2012.48"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1145\/2150976.2151008"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2018.2846625"},{"key":"ref9","first-page":"1","article-title":"Improving efficiency of extensible processors by using approximate custom instructions","author":"kamal","year":"2014","journal-title":"Proc Design Autom Test Eur Conf Exhibition (DATE)"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2839266"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2012.146"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/TIP.2003.819861"},{"key":"ref47","author":"gonzalez","year":"2007","journal-title":"Digital Image Processing"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.3390\/make1010005"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1088\/0268-1242\/29\/10\/104004"},{"key":"ref44","first-page":"957","article-title":"Approximate logic synthesis for error tolerant applications","author":"shin","year":"2010","journal-title":"Proc Design Autom Test Eur Conf Exhibition (DATE)"},{"key":"ref43","author":"micheli","year":"1994","journal-title":"Synthesis and Optimization of Digital Circuits"},{"key":"ref127","doi-asserted-by":"publisher","DOI":"10.1109\/LES.2017.2746742"},{"key":"ref126","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2015.2487218"},{"key":"ref125","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2445741"},{"key":"ref124","first-page":"1327","article-title":"Resistive configurable associative memory for approximate computing","author":"imani","year":"2016","journal-title":"Proc Design Autom Test Eur Conf Exhibition (DATE)"},{"key":"ref73","doi-asserted-by":"publisher","DOI":"10.1145\/3094124"},{"key":"ref72","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2803202"},{"key":"ref129","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2018.10.010"},{"key":"ref71","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2276759"},{"key":"ref128","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2016.2621344"},{"key":"ref70","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2011.5763154"},{"key":"ref76","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2009.2027626"},{"key":"ref130","doi-asserted-by":"publisher","DOI":"10.3390\/jlpea9020015"},{"key":"ref77","doi-asserted-by":"publisher","DOI":"10.1109\/NANO.2013.6720793"},{"key":"ref74","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2013.6569370"},{"key":"ref75","doi-asserted-by":"crossref","first-page":"1225","DOI":"10.1109\/TVLSI.2009.2020591","article-title":"Design of low-power high-speed truncation-error-tolerant adder and its application in digital signal processing","volume":"18","author":"zhu","year":"2010","journal-title":"IEEE Trans Very Large Scale Integr (VLSI) Syst"},{"key":"ref131","doi-asserted-by":"publisher","DOI":"10.1038\/nnano.2008.406"},{"key":"ref78","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2217962"},{"key":"ref79","doi-asserted-by":"publisher","DOI":"10.1109\/NANOARCH.2015.7180603"},{"key":"ref60","doi-asserted-by":"publisher","DOI":"10.1109\/DTIS.2016.7483887"},{"key":"ref62","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927036"},{"key":"ref61","doi-asserted-by":"publisher","DOI":"10.1145\/3061639.3062240"},{"key":"ref63","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7926980"},{"key":"ref64","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2018.2869025"},{"key":"ref65","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2019.2916869"},{"key":"ref66","doi-asserted-by":"publisher","DOI":"10.1145\/1176760.1176781"},{"key":"ref67","doi-asserted-by":"publisher","DOI":"10.1145\/1629395.1629434"},{"key":"ref68","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2011.5993638"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7926970"},{"key":"ref69","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2011.54"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2019.2937738"},{"key":"ref109","doi-asserted-by":"publisher","DOI":"10.1145\/2629677"},{"key":"ref95","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2013.280"},{"key":"ref108","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2017.7918284"},{"key":"ref94","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2019.8824974"},{"key":"ref107","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2015.2408332"},{"key":"ref93","doi-asserted-by":"publisher","DOI":"10.1109\/RTEST.2018.8397073"},{"key":"ref106","first-page":"1","article-title":"The gem5 simulator","volume":"39","author":"binkert","year":"2011","journal-title":"Assoc Comput Machinery"},{"key":"ref92","first-page":"1048","article-title":"Formal verification of integer multipliers by combining Gröbner basis with logic reduction","author":"sayed-ahmed","year":"2016","journal-title":"Proc Design Autom Test Eur Conf Exhibition (DATE)"},{"key":"ref105","doi-asserted-by":"publisher","DOI":"10.1109\/LES.2015.2393860"},{"key":"ref91","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342133"},{"key":"ref104","year":"2012","journal-title":"CACTI"},{"key":"ref90","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7926993"},{"key":"ref103","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2009.2016665"},{"key":"ref102","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2009.4796582"},{"key":"ref111","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2185335"},{"key":"ref112","article-title":"Dense approximate storage in phase-change memory","author":"nelson","year":"0"},{"key":"ref110","doi-asserted-by":"publisher","DOI":"10.1109\/TCSVT.2011.2105550"},{"key":"ref98","doi-asserted-by":"publisher","DOI":"10.1109\/NEWCAS.2015.7182027"},{"key":"ref99","doi-asserted-by":"publisher","DOI":"10.1145\/2897937.2905002"},{"key":"ref96","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2017.8242065"},{"key":"ref97","doi-asserted-by":"publisher","DOI":"10.1145\/1065010.1065034"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/3194554.3194631"},{"key":"ref11","first-page":"612","article-title":"Approximation Through Logic Isolation for the Design of Quality Configurable Circuits","author":"shubham jain","year":"2016","journal-title":"Design Automation Test in Europe Conference Exhibition (DATE)"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2018.2856838"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2643003"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2884848"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2019.2901060"},{"key":"ref118","first-page":"41","article-title":"QEMU, a fast and portable dynamic translator","author":"bellard","year":"0"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2018.8351238"},{"key":"ref82","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2017.2672976"},{"key":"ref117","doi-asserted-by":"publisher","DOI":"10.1109\/NGCAS.2018.8572192"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/3105926"},{"key":"ref81","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2015.2417549"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2017.7968217"},{"key":"ref84","doi-asserted-by":"publisher","DOI":"10.1109\/LASCAS.2015.7250448"},{"key":"ref119","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317830"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2764070"},{"key":"ref83","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2015.2494005"},{"key":"ref114","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2017.8009198"},{"key":"ref113","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927016"},{"key":"ref116","first-page":"701","article-title":"ApproxANN: An approximate computing framework for artificial neural network","author":"zhang","year":"2015","journal-title":"Proc Design Autom Test Eur Conf Exhibition (DATE)"},{"key":"ref80","first-page":"660","article-title":"Inexact Designs for Approximate Low Power Addition by Cell Replacement","author":"haider a f almurib","year":"2016","journal-title":"Design Automation Test in Europe Conference Exhibition (DATE)"},{"key":"ref115","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2012.57"},{"key":"ref120","article-title":"Approximate flash storage: A feasibility study","author":"rahmati","year":"0"},{"key":"ref89","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2657799"},{"key":"ref121","doi-asserted-by":"publisher","DOI":"10.1145\/3126526"},{"key":"ref122","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2018.2852701"},{"key":"ref123","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2015.0579"},{"key":"ref85","doi-asserted-by":"publisher","DOI":"10.1109\/ISLPED.2015.7273493"},{"key":"ref86","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2735299"},{"key":"ref87","doi-asserted-by":"publisher","DOI":"10.1145\/3316781.3317878"},{"key":"ref88","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2015.41"}],"container-title":["Proceedings of the IEEE"],"original-title":[],"link":[{"URL":"https:\/\/ieeexplore.ieee.org\/ielam\/5\/9264766\/9205193-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/5\/9264766\/09205193.pdf?arnumber=9205193","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,27]],"date-time":"2022-04-27T13:40:21Z","timestamp":1651066821000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9205193\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,12]]},"references-count":131,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/jproc.2020.3020792","relation":{},"ISSN":["0018-9219","1558-2256"],"issn-type":[{"value":"0018-9219","type":"print"},{"value":"1558-2256","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020,12]]}}}