{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,17]],"date-time":"2026-03-17T22:38:55Z","timestamp":1773787135564,"version":"3.50.1"},"reference-count":170,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2021,2,1]],"date-time":"2021-02-01T00:00:00Z","timestamp":1612137600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"funder":[{"DOI":"10.13039\/501100010877","name":"Science, Technology and Innovation Commission of Shenzhen Municipality","doi-asserted-by":"publisher","award":["JCYJ20180307123657364"],"award-info":[{"award-number":["JCYJ20180307123657364"]}],"id":[{"id":"10.13039\/501100010877","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Proc. IEEE"],"published-print":{"date-parts":[[2021,2]]},"DOI":"10.1109\/jproc.2020.3029600","type":"journal-article","created":{"date-parts":[[2020,10,27]],"date-time":"2020-10-27T19:40:45Z","timestamp":1603827645000},"page":"149-169","source":"Crossref","is-referenced-by-count":48,"title":["A Survey of Test and Reliability Solutions for Magnetic Random Access Memories"],"prefix":"10.1109","volume":"109","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-0722-8772","authenticated-orcid":false,"given":"Patrick","family":"Girard","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2477-314X","authenticated-orcid":false,"given":"Yuanqing","family":"Cheng","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7398-7107","authenticated-orcid":false,"given":"Arnaud","family":"Virazel","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3169-6034","authenticated-orcid":false,"given":"Weisheng","family":"Zhao","sequence":"additional","affiliation":[]},{"given":"Rajendra","family":"Bishnoi","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8829-5610","authenticated-orcid":false,"given":"Mehdi B.","family":"Tahoori","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref170","doi-asserted-by":"publisher","DOI":"10.1145\/3287624.3288745"},{"key":"ref168","doi-asserted-by":"publisher","DOI":"10.1109\/VTS48691.2020.9107595"},{"key":"ref169","doi-asserted-by":"publisher","DOI":"10.1109\/ASP-DAC47756.2020.9045339"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1002\/cta.2418"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2011.07.001"},{"key":"ref33","article-title":"Spin-orbit logic with magnetoelectric nodes: A scalable charge mediated nonvolatile spintronic logic","author":"manipatruni","year":"2015","journal-title":"arXiv 1512 05428"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1016\/j.mattod.2017.07.007"},{"key":"ref31","first-page":"81","article-title":"SOT-MRAM 300 mm integration for low power and ultrafast embedded memories","author":"garello","year":"2018","journal-title":"Proc IEEE Symp VLSI Circuits"},{"key":"ref30","article-title":"Exploration of non-volatile magnetic memory for processor architecture","author":"senni","year":"2015"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1016\/j.microrel.2012.06.035"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2018.8624895"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-020-0385-0"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2016.2591578"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1038\/nnano.2016.109"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-018-0160-7"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1038\/nnano.2014.94"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2016.2590142"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2004.830395"},{"key":"ref21","article-title":"Development of thermally assisted MRAMs: From basic concepts to industrialization","author":"prejbeanu","year":"2015"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1038\/s41467-018-03140-z"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2014.2355418"},{"key":"ref101","doi-asserted-by":"publisher","DOI":"10.1063\/1.2939571"},{"key":"ref26","author":"lapedus","year":"2019","journal-title":"Challenges in Making and Testing STT-MRAM"},{"key":"ref100","article-title":"Engineering of metallic multilayers and spin transfer torque devices","author":"kan","year":"2014"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevB.98.214410"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2009.5424242"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2016.2541629"},{"key":"ref154","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2881982"},{"key":"ref153","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2018.2830701"},{"key":"ref156","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2019.2907063"},{"key":"ref155","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2018.2795039"},{"key":"ref150","doi-asserted-by":"publisher","DOI":"10.1145\/2744769.2744870"},{"key":"ref152","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2391254"},{"key":"ref151","doi-asserted-by":"publisher","DOI":"10.1109\/ITC-Asia.2018.00014"},{"key":"ref146","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2010.2090914"},{"key":"ref147","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342204"},{"key":"ref148","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2017.56"},{"key":"ref149","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2018.8400693"},{"key":"ref59","author":"bosio","year":"2009","journal-title":"Advanced Test Methods for SRAMs"},{"key":"ref58","author":"dieny","year":"2016","journal-title":"Introduction to Magnetic Random-Access Memory"},{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.1109\/NanoArch.2013.6623037"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1109\/DRC.2010.5551946"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1063\/1.4789879"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevB.75.224430"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2014.2332247"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2012.2198825"},{"key":"ref40","first-page":"54","article-title":"STTRAM scaling and retention failure","volume":"17","author":"naeimi","year":"2013","journal-title":"Intel Technol J"},{"key":"ref167","doi-asserted-by":"publisher","DOI":"10.1109\/ETS48528.2020.9131582"},{"key":"ref166","doi-asserted-by":"publisher","DOI":"10.1109\/TMSCS.2015.2509963"},{"key":"ref165","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2018.2821131"},{"key":"ref164","doi-asserted-by":"publisher","DOI":"10.1109\/TNNLS.2014.2383395"},{"key":"ref163","doi-asserted-by":"crossref","DOI":"10.1038\/srep29545","article-title":"Magnetic tunnel junction based long-term short-term stochastic synapse for a spiking neural network with on-chip STDP learning","volume":"6","author":"srinivasan","year":"2016","journal-title":"Sci Rep"},{"key":"ref162","doi-asserted-by":"publisher","DOI":"10.1109\/TBCAS.2015.2414423"},{"key":"ref161","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2017.7939100"},{"key":"ref160","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2017.17"},{"key":"ref4","author":"lapedus","year":"2019","journal-title":"Challenges in Making and Testing STT-MRAM"},{"key":"ref3","author":"coughlin","year":"2019","journal-title":"A Universal Memory?"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1016\/j.mattod.2015.11.009"},{"key":"ref5","article-title":"Challenges and prospects of memory scaling","author":"koh","year":"2020","journal-title":"Proc Symposia VLSI Technol Circuits Samsung Electron Virtual Conf"},{"key":"ref159","doi-asserted-by":"publisher","DOI":"10.1145\/2902961.2903022"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1049\/el.2016.2450"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2019.8875270"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1186\/s11671-020-03299-9"},{"key":"ref157","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8341989"},{"key":"ref158","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2016.7428104"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2776954"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2017.2760861"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2630315"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2005.1609379"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927221"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2015.39"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2016.2547779"},{"key":"ref44","first-page":"265","article-title":"Parametric failure modeling and yield analysis for STT-MRAM","author":"nair","year":"2018","journal-title":"Proc IEEE\/ACM Design Automat Test Eur"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2904197"},{"key":"ref127","first-page":"132","article-title":"4Mb STT-MRAM-based cache with memory-access-aware power optimization and write-verify-write\/read-modify-write scheme","author":"noguchi","year":"2016","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref126","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2012.6164967"},{"key":"ref125","doi-asserted-by":"publisher","DOI":"10.1109\/NVMTS.2015.7457488"},{"key":"ref124","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2015.2506555"},{"key":"ref73","article-title":"Analysis of resistive-open defects in TAS-MRAM array [poster]","author":"azevedo","year":"2011","journal-title":"Proc IEEE Int Conf"},{"key":"ref72","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2012.6378664"},{"key":"ref129","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2474366"},{"key":"ref71","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.915402"},{"key":"ref128","doi-asserted-by":"publisher","DOI":"10.1063\/1.372612"},{"key":"ref70","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2006.297702"},{"key":"ref76","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2012.37"},{"key":"ref130","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2015.7357091"},{"key":"ref77","article-title":"Test and reliability of MRAMs","author":"azevedo","year":"2013"},{"key":"ref74","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2012.6176526"},{"key":"ref75","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2013.2294080"},{"key":"ref133","first-page":"229","article-title":"Variable-energy write STT-RAM architecture with bit-wise write-completion monitoring","author":"zheng","year":"2013","journal-title":"Proc Int Symp Low-Power Electronics Design"},{"key":"ref134","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2018.8342114"},{"key":"ref131","first-page":"136","article-title":"A 3.3 NS-access-time 71.2?W\/MHz 1Mb embedded STT-MRAM using physically eliminated read-disturb scheme and normally-off memory architecture","author":"noguchi","year":"2015","journal-title":"IEEE Int Solid-State Circuits Conf (ISSCC) Dig Tech Papers"},{"key":"ref78","doi-asserted-by":"publisher","DOI":"10.1063\/1.3259373"},{"key":"ref132","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2014.2300836"},{"key":"ref79","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2019.8854376"},{"key":"ref136","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2018.8297306"},{"key":"ref135","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1985.1676535"},{"key":"ref138","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2016.2634083"},{"key":"ref137","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2011.6105370"},{"key":"ref60","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2006.297702"},{"key":"ref139","doi-asserted-by":"publisher","DOI":"10.1145\/3060403.3060431"},{"key":"ref62","first-page":"124","article-title":"MRAM defect analysis and fault modeling","author":"su","year":"2004","journal-title":"Proc IEEE Int Test Conf"},{"key":"ref61","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2018.8624725"},{"key":"ref63","doi-asserted-by":"publisher","DOI":"10.1109\/ETS.2012.6233034"},{"key":"ref64","doi-asserted-by":"publisher","DOI":"10.1109\/MTDT.1998.705948"},{"key":"ref140","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2018.2875439"},{"key":"ref65","doi-asserted-by":"publisher","DOI":"10.1109\/DTIS.2006.1708721"},{"key":"ref141","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2019.2897707"},{"key":"ref66","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2014.12"},{"key":"ref142","first-page":"1","article-title":"DOVA: A dynamic overwriting voltage adjustment for STT-RAM l1 cache","author":"guo","year":"2020","journal-title":"Proc IEEE Int Symp Quality Electron Design"},{"key":"ref67","doi-asserted-by":"publisher","DOI":"10.1109\/HOTCHIPS.2010.7480057"},{"key":"ref143","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2017.80"},{"key":"ref68","year":"2019","journal-title":"Everspin Begins Production of 1Gb STT-MRAM"},{"key":"ref144","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8714946"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2010.2070050"},{"key":"ref69","year":"2019","journal-title":"Intel STT-MRAM Technology is Ready for Mass Production"},{"key":"ref145","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2780522"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"80","DOI":"10.1038\/nature06932","article-title":"The missing memristor found","volume":"453","author":"strukov","year":"2008","journal-title":"Nature"},{"key":"ref109","doi-asserted-by":"publisher","DOI":"10.1109\/EDSSC.2015.7285214"},{"key":"ref95","doi-asserted-by":"publisher","DOI":"10.1063\/1.1667413"},{"key":"ref108","first-page":"1","article-title":"Reliability of 8 Mbit embedded-STT-MRAM in 28nm FDSOI technology","author":"ji","year":"2019","journal-title":"Proc IEEE Int Rel Phys Symp"},{"key":"ref94","doi-asserted-by":"publisher","DOI":"10.1109\/TR.2019.2923258"},{"key":"ref107","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2016.7753302"},{"key":"ref93","first-page":"1","article-title":"Parameter variation investigation of magnetic tunnel junctions","author":"kong","year":"2012","journal-title":"Proc IEEE Asia–Pacific Magn Recording Conf"},{"key":"ref106","doi-asserted-by":"publisher","DOI":"10.1016\/j.tsf.2019.137432"},{"key":"ref92","doi-asserted-by":"publisher","DOI":"10.1109\/EuroSimE.2016.7463380"},{"key":"ref105","doi-asserted-by":"publisher","DOI":"10.7567\/JJAP.56.0802A5"},{"key":"ref91","doi-asserted-by":"publisher","DOI":"10.1109\/DRC.2016.7548462"},{"key":"ref104","doi-asserted-by":"publisher","DOI":"10.1109\/DRC.2013.6633792"},{"key":"ref90","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2018.2803340"},{"key":"ref103","doi-asserted-by":"publisher","DOI":"10.1063\/1.2176916"},{"key":"ref102","doi-asserted-by":"publisher","DOI":"10.1063\/1.3615654"},{"key":"ref111","doi-asserted-by":"publisher","DOI":"10.1002\/aelm.201900134"},{"key":"ref112","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2011.2169962"},{"key":"ref110","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2013.2247744"},{"key":"ref98","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2013.2266332"},{"key":"ref99","first-page":"1","article-title":"From dielectric failure to memory function: Learning from oxide breakdown for improved understanding of resistive switching memories","author":"su\u00f1\u00e9","year":"2011","journal-title":"Proc 14th Annu Non-Volatile Memory Technol Symp"},{"key":"ref96","doi-asserted-by":"crossref","first-page":"130","DOI":"10.1109\/DTIS.2009.4938040","article-title":"Dynamic compact model of spin-transfer torque based magnetic tunnel junction (MTJ)","author":"faber","year":"2009","journal-title":"Proc 4th Int Conf Des Technol Integr Syst Nanoscale Era"},{"key":"ref97","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2013.6724635"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2017.116"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TMSCS.2018.2836967"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TBCAS.2015.2414423"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2016.2568762"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1080\/23746149.2016.1259585"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2018.8502431"},{"key":"ref118","doi-asserted-by":"publisher","DOI":"10.1109\/NVMSA.2014.6927189"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2016.7477292"},{"key":"ref82","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2017.42"},{"key":"ref117","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2017.2711245"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1088\/0022-3727\/46\/7\/074002"},{"key":"ref81","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2017.7918289"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1017\/CBO9780511676208"},{"key":"ref84","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2014.7035342"},{"key":"ref119","doi-asserted-by":"publisher","DOI":"10.1109\/TMAG.2019.2905523"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2016.2590142"},{"key":"ref83","doi-asserted-by":"publisher","DOI":"10.1063\/1.3562136"},{"key":"ref114","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2903592"},{"key":"ref113","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2015.0145"},{"key":"ref116","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2017.7928937"},{"key":"ref80","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2016.7805834"},{"key":"ref115","doi-asserted-by":"publisher","DOI":"10.1109\/INTMAG.2018.8508795"},{"key":"ref120","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2017.7927049"},{"key":"ref89","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2016.7527449"},{"key":"ref121","doi-asserted-by":"publisher","DOI":"10.1109\/LATW.2019.8704568"},{"key":"ref122","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2014.32"},{"key":"ref123","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD45719.2019.8942113"},{"key":"ref85","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC.2018.8645022"},{"key":"ref86","first-page":"207","article-title":"Analysis of bridge defects in STT-MRAM cells under process variations and a robust DFT technique for their detection","author":"champac","year":"2018","journal-title":"Proc IFIP Int Conf Very Large-Scale Integr"},{"key":"ref87","doi-asserted-by":"publisher","DOI":"10.1063\/1.2976435"},{"key":"ref88","doi-asserted-by":"publisher","DOI":"10.1109\/TR.2016.2608910"}],"container-title":["Proceedings of the IEEE"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/5\/9328628\/09240959.pdf?arnumber=9240959","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,29]],"date-time":"2022-01-29T00:16:21Z","timestamp":1643415381000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9240959\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,2]]},"references-count":170,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/jproc.2020.3029600","relation":{},"ISSN":["0018-9219","1558-2256"],"issn-type":[{"value":"0018-9219","type":"print"},{"value":"1558-2256","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021,2]]}}}