{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,3]],"date-time":"2026-06-03T00:03:30Z","timestamp":1780445010160,"version":"3.54.1"},"reference-count":184,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2023,1,1]],"date-time":"2023-01-01T00:00:00Z","timestamp":1672531200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2023,1,1]],"date-time":"2023-01-01T00:00:00Z","timestamp":1672531200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,1,1]],"date-time":"2023-01-01T00:00:00Z","timestamp":1672531200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Proc. IEEE"],"published-print":{"date-parts":[[2023,1]]},"DOI":"10.1109\/jproc.2022.3218057","type":"journal-article","created":{"date-parts":[[2023,1,11]],"date-time":"2023-01-11T22:05:47Z","timestamp":1673474747000},"page":"92-112","source":"Crossref","is-referenced-by-count":29,"title":["Technology Prospects for Data-Intensive Computing"],"prefix":"10.1109","volume":"111","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-5957-826X","authenticated-orcid":false,"given":"Kerem","family":"Akarvardar","sequence":"first","affiliation":[{"name":"Taiwan Semiconductor Manufacturing Company (TSMC), Corporate Research, San Jose, CA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0096-1472","authenticated-orcid":false,"given":"H. -S. Philip","family":"Wong","sequence":"additional","affiliation":[{"name":"Taiwan Semiconductor Manufacturing Company (TSMC), Corporate Research, San Jose, CA, USA"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","volume-title":"How Much Data Is Created Every Day in 2020"},{"key":"ref2","volume-title":"The Digitization of the World From Edge to Core","author":"Reinsel","year":"2018"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/HICSS.2013.645"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2008.125"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.17705\/1CAIS.03465"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/BigData.2014.7004471"},{"key":"ref7","volume-title":"AI Chip Market Will Hit 70B in 2026"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.2139\/ssrn.3147971"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2017.8268306"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2017.2761740"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2018.00052"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2018.2877839"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2018.00027"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/HiPC.2019.00038"},{"key":"ref15","volume-title":"Computer Architecture: A Quantitative Approach","author":"Hennessy","year":"2018"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/1839676.1839694"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/1498765.1498785"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2013.77"},{"key":"ref19","volume-title":"Performance Tuning With the Roofline Model on GPUs and CPUs: Introduction to the Roofline Model","author":"Williams","year":"2022"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080246"},{"key":"ref21","article-title":"Benchmarking TPU, GPU, and CPU platforms for deep learning","author":"Wang","year":"2019","journal-title":"arXiv:1907.10701"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2020.3002140"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/3204949.3204975"},{"key":"ref24","article-title":"Learned step size quantization","author":"Esser","year":"2019","journal-title":"arXiv:1902.08153"},{"key":"ref25","article-title":"Power and energy-efficiency roofline model for GPUs","author":"Ghane","year":"2018","journal-title":"arXiv:1809.09206"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1007\/s11227-017-2177-5"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/2541228.2541231"},{"key":"ref28","volume-title":"CUDA C BEST PRACTICES GUIDE","year":"2022"},{"key":"ref29","volume-title":"NVIDIA\u2019s Fermi: The First Complete GPU Computing Architecture","author":"Glaskowsky","year":"2009"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.2200\/S00848ED1V01Y201804CAC044"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2010.41"},{"key":"ref32","volume-title":"Artificial-intelligence hardware: New opportunities for semiconductor companies","author":"Batra","year":"2019"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2014.6946001"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2016.2624284"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/isscc19947.2020.9063110"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42614.2022.9731562"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC32696.2021.00028"},{"key":"ref38","volume-title":"TSMC 2023 Interposers: TSMC Hints at 3400mm2 +12x HBM in One Package","year":"2022"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/isscc19947.2020.9062957"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42614.2022.9731673"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM13553.2020.9372120"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42614.2022.9731565"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.23919\/IWLPC52010.2020.9375855"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM13553.2020.9372005"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42614.2022.9731694"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/HOTCHIPS.2011.7477494"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1145\/2832911"},{"key":"ref48","first-page":"41","article-title":"Fine-grained DRAM: Energy-efficient DRAM for extreme bandwidth systems","volume-title":"Proc. 50th Annu. IEEE\/ACM Int. Symp. Microarchitecture","author":"O\u2019Connor"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM19574.2021.9720568"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC32696.2021.00166"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM19574.2021.9720614"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1109\/ectc32696.2021.00085"},{"key":"ref53","volume-title":"GPU Specs Database","year":"2022"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1145\/3466752.3480063"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2018.00072"},{"key":"ref56","volume-title":"GeForce GPU Power Primer","year":"2022"},{"key":"ref57","volume-title":"Graphics Cards: TDP and TGP (and Don\u2019t Forget TBP, GCP and MPC)","year":"2022"},{"key":"ref58","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2011.89"},{"key":"ref59","doi-asserted-by":"publisher","DOI":"10.1145\/2333660.2333752"},{"key":"ref60","doi-asserted-by":"publisher","DOI":"10.1002\/9781119422037"},{"key":"ref61","volume-title":"NVIDIA Hopper GPU Architecture and H100 Accelerator Announced: Working Smarter and Harder","year":"2022"},{"key":"ref62","volume-title":"Efficiency and Programmability: The Challenges of Future Computing","author":"Dally","year":"2016"},{"key":"ref63","volume-title":"Deep Learning and HPC","author":"Dally","year":"2017"},{"key":"ref64","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757323"},{"key":"ref65","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA52012.2021.00010"},{"key":"ref66","doi-asserted-by":"publisher","DOI":"10.1145\/3361682"},{"key":"ref67","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2017.01.005"},{"key":"ref68","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2019.2941715"},{"key":"ref69","volume-title":"High-Bandwidth, Energy-Efficient DRAM Architectures for GPU Systems","author":"O\u2019Connor"},{"key":"ref70","volume-title":"Energy-Efficient Architectures for Exascale Systems","author":"Keckler","year":"2022"},{"key":"ref71","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.58"},{"key":"ref72","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2009.5424433"},{"key":"ref73","doi-asserted-by":"publisher","DOI":"10.1145\/3140659.3080231"},{"key":"ref74","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2017.2737644"},{"key":"ref75","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2791442"},{"key":"ref76","volume-title":"NVIDIA A100 Tensor Core GPU Architecture","year":"2022"},{"key":"ref77","volume-title":"NVIDIA TESLA V100 GPU ARCHITECTURE","year":"2022"},{"key":"ref78","volume-title":"NVIDIA H100 Tensor Core GPU Architecture","year":"2022"},{"key":"ref79","doi-asserted-by":"publisher","DOI":"10.1126\/science.aam9744"},{"key":"ref80","volume-title":"Heterogeneous Integration Roadmap 2021 Edition","year":"2022"},{"key":"ref81","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2017.3001236"},{"key":"ref82","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2020.2981715"},{"key":"ref83","doi-asserted-by":"publisher","DOI":"10.1109\/mspec.2020.9150552"},{"key":"ref84","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC32862.2020.00096"},{"key":"ref85","volume-title":"AMD CDNA 2 Architecture","year":"2022"},{"key":"ref86","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA52012.2021.00014"},{"key":"ref87","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM19573.2019.8993577"},{"key":"ref88","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9366060"},{"key":"ref89","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM19573.2019.8993613"},{"key":"ref90","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM13553.2020.9372023"},{"key":"ref91","article-title":"Using DeepSpeed and megatron to train megatron-turing NLG 530B, a large-scale generative language model","author":"Smith","year":"2022","journal-title":"arXiv:2201.11990"},{"key":"ref92","doi-asserted-by":"publisher","DOI":"10.1145\/3484505"},{"key":"ref93","volume-title":"TSMC Begins Pilot Production of 3 nm Chips: Report","year":"2022"},{"key":"ref94","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2021.3088392"},{"key":"ref95","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2021.3121349"},{"key":"ref96","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.915429"},{"key":"ref97","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2009.92"},{"key":"ref98","doi-asserted-by":"publisher","DOI":"10.1109\/CICC51472.2021.9431528"},{"key":"ref99","volume-title":"JEDEC Publishes HBM3 Update to High Bandwidth Memory (HBM) Standard","year":"2022"},{"key":"ref100","doi-asserted-by":"publisher","DOI":"10.1145\/3286475.3286484"},{"key":"ref101","volume-title":"JEDEC Updates HBM2 Memory Standard To 3.2 Gbps; Samsung\u2019s Flashbolt Memory Nears Production","year":"2022"},{"key":"ref102","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2020.3021358"},{"key":"ref103","doi-asserted-by":"publisher","DOI":"10.1038\/nnano.2015.29"},{"key":"ref104","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2220459"},{"key":"ref105","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2018.2879788"},{"key":"ref106","doi-asserted-by":"publisher","DOI":"10.1016\/j.sse.2016.07.006"},{"key":"ref107","article-title":"BaM: A case for enabling fine-grain high throughput GPU-orchestrated access to storage","author":"Qureshi","year":"2022","journal-title":"arXiv:2203.04910"},{"key":"ref108","doi-asserted-by":"publisher","DOI":"10.1109\/hotchips.2019.8875668"},{"key":"ref109","volume-title":"Developing extremely low-latency NVMe SSDs","author":"Paik"},{"key":"ref110","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM13553.2020.9371976"},{"key":"ref111","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-019-0340-0"},{"key":"ref112","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2016.2546249"},{"key":"ref113","doi-asserted-by":"publisher","DOI":"10.1109\/LES.2022.3163749"},{"key":"ref114","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM13553.2020.9372046"},{"key":"ref115","doi-asserted-by":"publisher","DOI":"10.1145\/216585.216588"},{"issue":"3","key":"ref116","first-page":"19","article-title":"Research problems and opportunities in memory systems","volume":"1","author":"Mutlu","year":"2014","journal-title":"Supercomput. Frontiers Innov."},{"key":"ref117","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2018.2882603"},{"key":"ref118","doi-asserted-by":"publisher","DOI":"10.1109\/ectc.2019.00095"},{"key":"ref119","doi-asserted-by":"publisher","DOI":"10.1117\/12.2584532"},{"key":"ref120","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2021.3073070"},{"key":"ref121","doi-asserted-by":"publisher","DOI":"10.1145\/3273956"},{"key":"ref122","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2007.31"},{"key":"ref123","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC32862.2020.00091"},{"key":"ref124","volume-title":"TSMC packaging technologies for chiplets and 3D","author":"Yu"},{"key":"ref125","doi-asserted-by":"publisher","DOI":"10.1109\/tcpmt.2020.3045113"},{"key":"ref126","doi-asserted-by":"publisher","DOI":"10.23919\/VLSICircuits52068.2021.9492489"},{"key":"ref127","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC32696.2021.00029"},{"key":"ref128","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2019.01.003"},{"key":"ref129","doi-asserted-by":"publisher","DOI":"10.1109\/JLT.2019.2897365"},{"key":"ref130","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC32696.2021.00052"},{"key":"ref131","doi-asserted-by":"publisher","DOI":"10.1109\/JSTQE.2020.2975656"},{"key":"ref132","doi-asserted-by":"publisher","DOI":"10.1109\/TCOMM.2020.2973988"},{"key":"ref133","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2020.3037892"},{"key":"ref134","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS48437.2020.00016"},{"key":"ref135","doi-asserted-by":"publisher","DOI":"10.1145\/3360307"},{"key":"ref136","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2018.2885895"},{"key":"ref137","doi-asserted-by":"publisher","DOI":"10.1109\/access.2020.3017756"},{"key":"ref138","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1974.1050511"},{"key":"ref139","doi-asserted-by":"publisher","DOI":"10.1109\/N-SSC.2007.4785534"},{"key":"ref140","doi-asserted-by":"publisher","DOI":"10.1109\/vlsit.2006.1705265"},{"key":"ref141","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIT.2017.7998183"},{"key":"ref142","volume-title":"TSMC\u2019s Chip Scaling Efforts Reach Crossroads at 2 nm","year":"2022"},{"key":"ref143","volume-title":"TSMC Launches New N12e Process: FinFET at 0.4V for IoT","year":"2022"},{"key":"ref144","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2018.8614661"},{"key":"ref145","doi-asserted-by":"publisher","DOI":"10.1109\/iedm.2017.8268472"},{"key":"ref146","doi-asserted-by":"publisher","DOI":"10.1109\/MCSE.2017.29"},{"key":"ref147","doi-asserted-by":"publisher","DOI":"10.1117\/12.2548573"},{"key":"ref148","doi-asserted-by":"publisher","DOI":"10.23919\/VLSICircuits52068.2021.9492400"},{"key":"ref149","doi-asserted-by":"publisher","DOI":"10.1145\/2019608.2019612"},{"key":"ref150","doi-asserted-by":"publisher","DOI":"10.1145\/3307772.3328315"},{"key":"ref151","doi-asserted-by":"publisher","DOI":"10.1109\/iThings\/GreenCom\/CPSCom\/SmartData.2019.00134"},{"key":"ref152","volume-title":"TSMC Unveils N4X Node: Extreme High- Performance at High Voltages","year":"2022"},{"key":"ref153","doi-asserted-by":"publisher","DOI":"10.1149\/08508.0039ecst"},{"key":"ref154","doi-asserted-by":"publisher","DOI":"10.1109\/mssc.2021.3111386"},{"key":"ref155","volume-title":"Advanced packaging: Enabling Moore\u2019s Law next frontier through heterogeneous integration","author":"Swaminathan"},{"key":"ref156","doi-asserted-by":"publisher","DOI":"10.1145\/2735841"},{"key":"ref157","article-title":"Deep compression: Compressing deep neural networks with pruning, trained quantization and Huffman coding","author":"Han","year":"2015","journal-title":"arXiv:1510.00149"},{"key":"ref158","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2021.3075420"},{"key":"ref159","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPSW.2018.00091"},{"key":"ref160","volume-title":"AMD Aims to Increase Chip Efficiency by 30x by 2025 (Updated)","year":"2022"},{"key":"ref161","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2003.1269442"},{"key":"ref162","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2007.4418914"},{"key":"ref163","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2012.6242496"},{"key":"ref164","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2009.4977293"},{"key":"ref165","volume-title":"Architecting chiplet solutions for high volume products","author":"Naffziger"},{"key":"ref166","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM19574.2021.9720707"},{"key":"ref167","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM13553.2020.9371905"},{"key":"ref168","article-title":"Stack up your chips: Betting on 3D integration to augment Moore\u2019s law scaling","author":"Sinha","year":"2020","journal-title":"arXiv:2005.10866"},{"key":"ref169","volume-title":"Universal Chiplet Interconnect Express (UCIe): Building an Open Chiplet Ecosystem","author":"Sharma","year":"2022"},{"key":"ref170","volume-title":"A New Standard Could Let Companies Build Processors Out of Lego-Like Chiplets","year":"2022"},{"key":"ref171","volume-title":"Value Creation: How Can the Semiconductor Industry Keep Outperforming","author":"Burkacky","year":"2021"},{"key":"ref172","volume-title":"Image by OpenClipart-Vectors From Pixabay"},{"key":"ref173","volume-title":"Image by OpenClipart-Vectors From Pixabay"},{"key":"ref174","volume-title":"Image by OpenClipart-Vectors From Pixabay"},{"key":"ref175","doi-asserted-by":"publisher","DOI":"10.1109\/HCS52781.2021.9567555"},{"key":"ref176","doi-asserted-by":"publisher","DOI":"10.1109\/HCS55958.2022.9895479"},{"key":"ref177","volume-title":"SambaNova\u2019s New Silicon Targets Foundation Models","year":"2022"},{"key":"ref178","volume-title":"Training Neural Networks With Tensor Cores","author":"Stosic","year":"2022"},{"key":"ref179","first-page":"1","volume-title":"Graphcore colossus Mk2 IPU","author":"Knowles"},{"key":"ref180","article-title":"Training deep neural networks with 8-bit floating point numbers","volume-title":"Proc. Adv. Neural Inf. Process. Syst.","author":"Wang"},{"key":"ref181","article-title":"FP8 formats for deep learning","author":"Micikevicius","year":"2022","journal-title":"arXiv:2209.05433"},{"key":"ref182","volume-title":"NVIDIA, Arm, and Intel Publish FP8 Specification for Standardization as an Interchange Format for AI","year":"2022"},{"key":"ref183","volume-title":"AMD: Addressing the Challenge of Energy-Efficient Computing","year":"2022"},{"key":"ref184","doi-asserted-by":"publisher","DOI":"10.1109\/VLSITechnologyandCir46769.2022.9830488"}],"container-title":["Proceedings of the IEEE"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/5\/10015202\/10015529.pdf?arnumber=10015529","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,2,13]],"date-time":"2024-02-13T06:18:33Z","timestamp":1707805113000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10015529\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,1]]},"references-count":184,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/jproc.2022.3218057","relation":{},"ISSN":["0018-9219","1558-2256"],"issn-type":[{"value":"0018-9219","type":"print"},{"value":"1558-2256","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,1]]}}}