{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,18]],"date-time":"2026-04-18T16:39:19Z","timestamp":1776530359615,"version":"3.51.2"},"reference-count":162,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2023,12,1]],"date-time":"2023-12-01T00:00:00Z","timestamp":1701388800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2023,12,1]],"date-time":"2023-12-01T00:00:00Z","timestamp":1701388800000},"content-version":"am","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2023,12,1]],"date-time":"2023-12-01T00:00:00Z","timestamp":1701388800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2023,12,1]],"date-time":"2023-12-01T00:00:00Z","timestamp":1701388800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100001659","name":"German Research Foundation","doi-asserted-by":"publisher","award":["DFG TA 782\/42-1"],"award-info":[{"award-number":["DFG TA 782\/42-1"]}],"id":[{"id":"10.13039\/501100001659","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100000001","name":"NSF","doi-asserted-by":"publisher","award":["CNS-1902532"],"award-info":[{"award-number":["CNS-1902532"]}],"id":[{"id":"10.13039\/100000001","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Proc. IEEE"],"published-print":{"date-parts":[[2023,12]]},"DOI":"10.1109\/jproc.2023.3330729","type":"journal-article","created":{"date-parts":[[2023,11,21]],"date-time":"2023-11-21T19:43:08Z","timestamp":1700595788000},"page":"1548-1571","source":"Crossref","is-referenced-by-count":6,"title":["A Visionary Look at the Security of Reconfigurable Cloud Computing"],"prefix":"10.1109","volume":"111","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-5649-5020","authenticated-orcid":false,"given":"Mirjana","family":"Stojilovi\u0107","sequence":"first","affiliation":[{"name":"School of Computer and Communication Sciences, École Polytechnique Fédérale de Lausanne (EPFL), Lausanne, Switzerlan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9471-9985","authenticated-orcid":false,"given":"Kasper","family":"Rasmussen","sequence":"additional","affiliation":[{"name":"Department of Computer Science, University of Oxford, Oxford, U.K."}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6385-0780","authenticated-orcid":false,"given":"Francesco","family":"Regazzoni","sequence":"additional","affiliation":[{"name":"University of Amsterdam, Amsterdam, The Netherlands"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8829-5610","authenticated-orcid":false,"given":"Mehdi B.","family":"Tahoori","sequence":"additional","affiliation":[{"name":"Karlsruhe Institute of Technology, Karlsruhe, Germany"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0591-7566","authenticated-orcid":false,"given":"Russell","family":"Tessier","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of Massachusetts Amherst, Amherst, MA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","volume-title":"Cloud Tensor Processing Units (TPUs)","year":"2023"},{"key":"ref2","volume-title":"Project Catapult","year":"2019"},{"key":"ref3","volume-title":"Amazon EC2 F1","year":"2019"},{"key":"ref4","volume-title":"Compute Optimized Instance Families with FPGAs","year":"2023"},{"key":"ref5","volume-title":"Machine Learning","year":"2023"},{"key":"ref6","volume-title":"Zynq UltraScale+ MPSoC","year":"2023"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/3506713"},{"key":"ref8","volume-title":"Brainwave Project","year":"2022"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/MCSE.2010.69"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2019.8758650"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.23919\/DATE48585.2020.9116570"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2001.968730"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2006.320074"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2019.00039"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2019.00017"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/3289602.3293920"},{"key":"ref17","article-title":"Security evaluation of thermal covert-channels on SmartSSDs","author":"Trochatos","year":"2023","journal-title":"arXiv:2305.09115"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2013.2238237"},{"key":"ref19","article-title":"Pentimento: Data remanence in cloud FPGAs","author":"Drewes","year":"2023","journal-title":"arXiv:2303.17881"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ICFPT56656.2022.9974597"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/3503222.3507733"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/SP.2018.00049"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2018.00016"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/3322483"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1145\/3373087.3375322"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/SP40000.2020.00070"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/2435264.2435283"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2021.3063306"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.23919\/DATE48585.2020.9116481"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.23919\/DATE51398.2021.9473915"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/3240765.3240841"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/FPL50879.2020.00046"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.23919\/FPL.2017.8056840"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM48280.2020.00018"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.46586\/tches.v2021.i3.441-464"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2019.00038"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8715263"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2022.3231753"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.46586\/tches.v2018.i3.44-68"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.23919\/DATE51398.2021.9474140"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/FPL50879.2020.00039"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2020.3027711"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM53951.2022.9786154"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/FDTC.2019.00015"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/ICFPT51103.2020.00023"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18074.2021.9586262"},{"key":"ref47","first-page":"1919","article-title":"Deep-Dup: An adversarial weight duplication attack framework to crush deep neural network in multi-tenant FPGA","volume-title":"Proc. 30th USENIX Secur. Symp.","author":"Rakin"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2016.7929182"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2848460"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1145\/3451236"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.23919\/DATE51398.2021.9473947"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-42068-0_7"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2021.3106169"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM51124.2021.00037"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM53951.2022.9786107"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.23919\/DATE51398.2021.9473938"},{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.46586\/tches.v2022.i1.657-678"},{"key":"ref58","doi-asserted-by":"publisher","DOI":"10.1145\/3460229"},{"key":"ref59","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD46524.2019.00010"},{"key":"ref60","doi-asserted-by":"publisher","DOI":"10.1145\/3196494.3196518"},{"key":"ref61","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM51124.2021.00035"},{"key":"ref62","doi-asserted-by":"publisher","DOI":"10.1109\/HOST49136.2021.9702277"},{"key":"ref63","doi-asserted-by":"publisher","DOI":"10.46586\/tches.v2020.i3.169-195"},{"key":"ref64","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2014.6853210"},{"key":"ref65","doi-asserted-by":"publisher","DOI":"10.1145\/3328222"},{"key":"ref66","doi-asserted-by":"publisher","DOI":"10.1145\/3402937"},{"key":"ref67","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD51958.2021.9643485"},{"key":"ref68","doi-asserted-by":"publisher","DOI":"10.1145\/1367045.1367053"},{"key":"ref69","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2919644"},{"key":"ref70","doi-asserted-by":"publisher","DOI":"10.1109\/ICFPT47387.2019.00060"},{"key":"ref71","doi-asserted-by":"publisher","DOI":"10.1145\/3373087.3375319"},{"key":"ref72","doi-asserted-by":"publisher","DOI":"10.1145\/3491214"},{"key":"ref73","first-page":"56","article-title":"FPGA implementations of the AES masked against power analysis attacks","volume-title":"Proc. Int. Workshop Constructive Side-Channel Anal. Secure Design","author":"Regazzoni"},{"key":"ref74","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1268856"},{"key":"ref75","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2011.6132682"},{"key":"ref76","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD45719.2019.8942094"},{"key":"ref77","doi-asserted-by":"publisher","DOI":"10.1109\/DDECS57882.2023.10138941"},{"key":"ref78","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2019.00044"},{"key":"ref79","doi-asserted-by":"publisher","DOI":"10.1109\/ICFPT51103.2020.00050"},{"key":"ref80","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2014.32"},{"key":"ref81","first-page":"1","article-title":"A quantitative defense framework against power attacks on multi-tenant FPGA","volume-title":"Proc. IEEE\/ACM Int. Conf. Comput. Aided Design (ICCAD)","author":"Luo"},{"key":"ref82","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS48704.2020.9184683"},{"key":"ref83","doi-asserted-by":"publisher","DOI":"10.1007\/978-0-387-38162-6"},{"key":"ref84","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2014.6853195"},{"key":"ref85","doi-asserted-by":"publisher","DOI":"10.1109\/HPEC.2016.7761639"},{"key":"ref86","first-page":"1","article-title":"Bringing FPGAs to HPC production systems and codes","volume-title":"Proc. 4th Int. Workshop Heterogeneous High-Perform. Reconfigurable Comput.","author":"Plessl"},{"key":"ref87","volume-title":"FPGA Link","year":"2022"},{"key":"ref88","doi-asserted-by":"publisher","DOI":"10.1109\/HOTI.2017.13"},{"key":"ref89","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-27072-2_1"},{"key":"ref90","doi-asserted-by":"publisher","DOI":"10.1145\/3503222.3507742"},{"key":"ref91","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2018.00029"},{"key":"ref92","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP49362.2020.00030"},{"key":"ref93","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM48280.2020.00045"},{"key":"ref94","doi-asserted-by":"publisher","DOI":"10.1145\/3474058"},{"key":"ref95","doi-asserted-by":"publisher","DOI":"10.1145\/3431920.3439475"},{"key":"ref96","doi-asserted-by":"publisher","DOI":"10.5120\/8738-2991"},{"key":"ref97","doi-asserted-by":"publisher","DOI":"10.1109\/MCC.2014.51"},{"key":"ref98","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2018.00031"},{"key":"ref99","volume-title":"Intel Virtualization Technology (Intel VT)","year":"2023"},{"key":"ref100","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2005.1568522"},{"key":"ref101","doi-asserted-by":"publisher","DOI":"10.1109\/UIC-ATC-ScalCom-CBDCom-IoP.2015.199"},{"key":"ref102","doi-asserted-by":"publisher","DOI":"10.1109\/CLOUD.2016.0013"},{"key":"ref103","doi-asserted-by":"publisher","DOI":"10.1145\/2597917.2597929"},{"key":"ref104","doi-asserted-by":"publisher","DOI":"10.1109\/CLOUD.2018.00122"},{"key":"ref105","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2014.42"},{"key":"ref106","doi-asserted-by":"publisher","DOI":"10.1109\/CloudCom.2015.60"},{"key":"ref107","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2016.7929186"},{"key":"ref108","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2017.2661582"},{"key":"ref109","first-page":"1","article-title":"PCIeHLS: An OpenCL HLS framework","volume-title":"Proc. 4th Int. Workshop FPGAs Softw. Programmers (FSP)","author":"Vesper"},{"key":"ref110","doi-asserted-by":"publisher","DOI":"10.1145\/3020078.3021742"},{"key":"ref111","doi-asserted-by":"publisher","DOI":"10.1145\/3124680.3124743"},{"key":"ref112","doi-asserted-by":"publisher","DOI":"10.1145\/1878961.1878966"},{"key":"ref113","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2015.7293956"},{"key":"ref114","doi-asserted-by":"publisher","DOI":"10.1145\/3339861"},{"key":"ref115","doi-asserted-by":"publisher","DOI":"10.1109\/RECONFIG.2017.8279802"},{"key":"ref116","doi-asserted-by":"publisher","DOI":"10.1145\/3194554.3194644"},{"key":"ref117","first-page":"107","article-title":"Sharing, protection, and compatibility for reconfigurable fabric with AmorphOS","volume-title":"Proc. 13th USENIX Symp. Operating Syst. Design Implement.","author":"Khawaja"},{"key":"ref118","doi-asserted-by":"publisher","DOI":"10.1109\/RECONFIG.2017.8279796"},{"key":"ref119","doi-asserted-by":"publisher","DOI":"10.1109\/BMSB.2018.8436930"},{"key":"ref120","doi-asserted-by":"publisher","DOI":"10.1109\/ReConFig.2014.7032516"},{"key":"ref121","doi-asserted-by":"publisher","DOI":"10.1145\/3373376.3378491"},{"key":"ref122","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA52012.2021.00044"},{"key":"ref123","doi-asserted-by":"publisher","DOI":"10.1109\/CODES-ISSS.2013.6658997"},{"key":"ref124","doi-asserted-by":"publisher","DOI":"10.1145\/3317550.3321423"},{"key":"ref125","doi-asserted-by":"publisher","DOI":"10.1145\/3445814.3446699"},{"key":"ref126","first-page":"991","article-title":"Do OS abstractions make sense on FPGAs?","volume-title":"Proc. 14th USENIX Symp. Operating Syst. Design Implement.","author":"Korolija"},{"key":"ref127","doi-asserted-by":"publisher","DOI":"10.1145\/3373376.3378482"},{"key":"ref128","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-16214-0_7"},{"key":"ref129","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2016.7929187"},{"key":"ref130","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8714904"},{"key":"ref131","doi-asserted-by":"publisher","DOI":"10.3390\/app11146662"},{"key":"ref132","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2018.00024"},{"key":"ref133","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446082"},{"key":"ref134","first-page":"1973","article-title":"Hermes Attack: Steal DNN models with lossless inference accuracy","volume-title":"Proc. USENIX Secur. Symp.","author":"Zhu"},{"key":"ref135","first-page":"645","article-title":"Lord of the ring(s): Side channel attacks on the CPU on-chip ring interconnect are practical","volume-title":"Proc. USENIX Secur. Symp.","author":"Paccagnella"},{"key":"ref136","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA51647.2021.00037"},{"key":"ref137","first-page":"693","article-title":"Pythia: Remote oracles for the masses","volume-title":"Proc. USENIX Secur. Symp.","author":"Tsai"},{"key":"ref138","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2018.00035"},{"key":"ref139","doi-asserted-by":"publisher","DOI":"10.23919\/DATE.2019.8714801"},{"key":"ref140","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2018.00048"},{"key":"ref141","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2015.2396998"},{"key":"ref142","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2962501"},{"key":"ref143","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2016.2636141"},{"key":"ref144","doi-asserted-by":"publisher","DOI":"10.1145\/968280.968289"},{"key":"ref145","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2010.5681533"},{"key":"ref146","volume-title":"UltraScale Architecture System Monitor","year":"2021"},{"key":"ref147","volume-title":"Intel Stratix 10 Analog to Digital Converter User Guide","year":"2019"},{"key":"ref148","volume-title":"AFI Power","year":"2020"},{"key":"ref149","doi-asserted-by":"publisher","DOI":"10.1145\/3193827"},{"key":"ref150","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2014.2315880"},{"key":"ref151","doi-asserted-by":"publisher","DOI":"10.1109\/HST.2010.5513104"},{"key":"ref152","doi-asserted-by":"publisher","DOI":"10.1109\/IOLTS.2011.5993849"},{"key":"ref153","doi-asserted-by":"publisher","DOI":"10.1109\/MWSCAS.2006.381778"},{"key":"ref154","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2160375"},{"key":"ref155","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-21476-4_6"},{"key":"ref156","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2017.2651829"},{"key":"ref157","doi-asserted-by":"publisher","DOI":"10.46586\/tches.v2020.i3.121-146"},{"key":"ref158","doi-asserted-by":"publisher","DOI":"10.1145\/3419100"},{"key":"ref159","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-00641-8_8"},{"key":"ref160","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2012.6339242"},{"key":"ref161","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2008.61"},{"key":"ref162","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2017.2647955"}],"container-title":["Proceedings of the IEEE"],"original-title":[],"link":[{"URL":"https:\/\/ieeexplore.ieee.org\/ielam\/5\/10364627\/10323596-aam.pdf","content-type":"application\/pdf","content-version":"am","intended-application":"syndication"},{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/5\/10364627\/10323596.pdf?arnumber=10323596","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,13]],"date-time":"2024-01-13T18:21:23Z","timestamp":1705170083000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10323596\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2023,12]]},"references-count":162,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/jproc.2023.3330729","relation":{},"ISSN":["0018-9219","1558-2256"],"issn-type":[{"value":"0018-9219","type":"print"},{"value":"1558-2256","type":"electronic"}],"subject":[],"published":{"date-parts":[[2023,12]]}}}