{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,2]],"date-time":"2026-07-02T23:46:55Z","timestamp":1783036015602,"version":"3.54.6"},"reference-count":192,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2025,8,1]],"date-time":"2025-08-01T00:00:00Z","timestamp":1754006400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2025,8,1]],"date-time":"2025-08-01T00:00:00Z","timestamp":1754006400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,8,1]],"date-time":"2025-08-01T00:00:00Z","timestamp":1754006400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"name":"National Funds through Funda\u00e7\u00e3o para a Ci\u00eancia e a Tecnologia (FCT), I","award":["0000DONOTUSETHIS0000.P"],"award-info":[{"award-number":["0000DONOTUSETHIS0000.P"]}]},{"name":"National Funds through Funda\u00e7\u00e3o para a Ci\u00eancia e a Tecnologia (FCT), I","award":["UID\/50021\/2025"],"award-info":[{"award-number":["UID\/50021\/2025"]}]},{"name":"National Funds through Funda\u00e7\u00e3o para a Ci\u00eancia e a Tecnologia (FCT), I","award":["UID\/PRR\/50021\/2025"],"award-info":[{"award-number":["UID\/PRR\/50021\/2025"]}]},{"name":"Projects 2022","award":["0000DONOTUSETHIS0000.06780.PTDC"],"award-info":[{"award-number":["0000DONOTUSETHIS0000.06780.PTDC"]}]},{"name":"Projects 2022","award":["10.54499\/2022.06780.PTDC"],"award-info":[{"award-number":["10.54499\/2022.06780.PTDC"]}]},{"name":"Projects 2022","award":["2022.11626.BD"],"award-info":[{"award-number":["2022.11626.BD"]}]},{"name":"Projects 2022","award":["10.54499\/2022.11626.BD"],"award-info":[{"award-number":["10.54499\/2022.11626.BD"]}]},{"name":"European High Performance Computing Joint Undertaking (JU) through European Union\u2019s Horizon 2020 Research and Innovation Programme","award":["800928"],"award-info":[{"award-number":["800928"]}]},{"name":"Specific Grant Agreement","award":["101036168"],"award-info":[{"award-number":["101036168"]}]},{"name":"EPI SGA2)"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["Proc. IEEE"],"published-print":{"date-parts":[[2025,8]]},"DOI":"10.1109\/jproc.2025.3642972","type":"journal-article","created":{"date-parts":[[2025,12,22]],"date-time":"2025-12-22T18:42:06Z","timestamp":1766428926000},"page":"713-751","source":"Crossref","is-referenced-by-count":1,"title":["A Survey on Stream-Based Architectures: From Accelerators to CPUs"],"prefix":"10.1109","volume":"113","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-1116-8859","authenticated-orcid":false,"given":"Lu\u00eds","family":"Crespo","sequence":"first","affiliation":[{"name":"Instituto de Engenharia de Sistemas e Computadores R&D (INESC-ID) and the Instituto Superior Técnico, Universidade de Lisboa, Lisbon, Portugal"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0628-2259","authenticated-orcid":false,"given":"Nuno","family":"Neves","sequence":"additional","affiliation":[{"name":"Instituto de Engenharia de Sistemas e Computadores R&D (INESC-ID) and the Instituto Superior Técnico, Universidade de Lisboa, Lisbon, Portugal"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8083-4432","authenticated-orcid":false,"given":"Pedro","family":"Tom\u00e1s","sequence":"additional","affiliation":[{"name":"Instituto de Engenharia de Sistemas e Computadores R&D (INESC-ID) and the Instituto Superior Técnico, Universidade de Lisboa, Lisbon, Portugal"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2491-4977","authenticated-orcid":false,"given":"Nuno","family":"Roma","sequence":"additional","affiliation":[{"name":"Instituto de Engenharia de Sistemas e Computadores R&D (INESC-ID) and the Instituto Superior Técnico, Universidade de Lisboa, Lisbon, Portugal"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/5.915374"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/N-SSC.2007.4785534"},{"key":"ref3","first-page":"365","article-title":"Dark silicon and the end of multicore scaling","volume-title":"Proc. 38th Annu. Int. Symp. Comput. Archit. (ISCA)","author":"Esmaeilzadeh"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA52012.2021.00010"},{"key":"ref5","volume-title":"NVIDIA H100 Tensor Core GPU Architecture","year":"2023"},{"key":"ref6","volume-title":"Intel\u00ae Core\u2122 Ultra Processors (PS Series)","year":"2024"},{"key":"ref7","volume-title":"4TH GEN AMD EPYC\u2122 Processor Architecture","year":"2022"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/HPCS48598.2019.9188239"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2007.445"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2016.2564969"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.2139\/ssrn.3287769"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/3282307"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/1815961.1815968"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2014.6757323"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1098\/rsta.2019.0061"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00012"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/3154484"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080256"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080228"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA47549.2020.00030"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001138"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750386"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2016.7783759"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2018.00052"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1007\/s11390-019-1914-z"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00062"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001165"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00060"},{"key":"ref29","first-page":"468","article-title":"Meet the walkers: Accelerating index traversals for in-memory databases","volume-title":"Proc. 46th Annu. IEEE\/ACM Int. Symp. Microarchitecture","author":"Kocberber"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/2654822.2541961"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2018.00017"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2019.00050"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2016.2616357"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2019.2910232"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2022.102561"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2017.35"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2654506"},{"key":"ref38","volume-title":"RISC-V \u2019V\u2019 Vector Extension","author":"Waterman","year":"2019"},{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.59"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2004.5"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1145\/1968502.1968509"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/HPCS.2018.00064"},{"key":"ref43","first-page":"12","article-title":"Bundled execution of recurring traces for energy-efficient general purpose processing","volume-title":"Proc. 44th Annu. IEEE\/ACM Int. Symp. Microarchitecture (MICRO)","author":"Gupta"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2012.51"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1145\/2749469.2750380"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1145\/3323923"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1145\/216585.216588"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1126\/science.aam9744"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2017.2671405"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/SBAC-PAD.2013.17"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2018.2876312"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1145\/3352460.3358276"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-021-01687-7"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080255"},{"key":"ref55","first-page":"736","article-title":"Stream-based memory access specialization for general purpose processors","volume-title":"Proc. ACM\/IEEE 46th Annu. Int. Symp. Comput. Archit. (ISCA)","author":"Wang"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2020.2990302"},{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2020.2987314"},{"key":"ref58","doi-asserted-by":"publisher","DOI":"10.23919\/DATE51398.2021.9474230"},{"key":"ref59","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA51647.2021.00060"},{"key":"ref60","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA51647.2021.00061"},{"key":"ref61","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA52012.2021.00025"},{"key":"ref62","doi-asserted-by":"publisher","DOI":"10.1109\/12.895941"},{"key":"ref63","doi-asserted-by":"publisher","DOI":"10.1145\/3470496.3533040"},{"key":"ref64","doi-asserted-by":"publisher","DOI":"10.1145\/1067649.801719"},{"key":"ref65","volume-title":"PolyBench: The Polyhedral Benchmark Suite","year":"2012"},{"key":"ref66","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2014.6983050"},{"key":"ref67","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2009.5306797"},{"key":"ref68","doi-asserted-by":"publisher","DOI":"10.1145\/2907071"},{"key":"ref69","first-page":"247","article-title":"Linearizing irregular memory accesses for improved correlated prefetching","volume-title":"Proc. 46th Annu. IEEE\/ACM Int. Symp. Microarchitecture (MICRO)","author":"Jain"},{"key":"ref70","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2014.6835971"},{"key":"ref71","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2009.4798232"},{"key":"ref72","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2016.7446087"},{"key":"ref73","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2019.00053"},{"key":"ref74","first-page":"1","article-title":"Access map pattern matching for high performance data cache prefetch","volume":"13","author":"Ishii","year":"2011","journal-title":"J. Instruction-Level Parallelism"},{"key":"ref75","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2001.903250"},{"key":"ref76","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2001.937427"},{"key":"ref77","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2007.346187"},{"key":"ref78","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2008.224"},{"key":"ref79","doi-asserted-by":"publisher","DOI":"10.1145\/3357375"},{"key":"ref80","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2020.3012084"},{"key":"ref81","article-title":"A survey of neuromorphic computing and neural networks in hardware","author":"Schuman","year":"2017","journal-title":"arXiv:1705.06963"},{"key":"ref82","doi-asserted-by":"publisher","DOI":"10.1109\/MCAS.2022.3166331"},{"key":"ref83","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2022.3161126"},{"key":"ref84","doi-asserted-by":"publisher","DOI":"10.1145\/3477141"},{"key":"ref85","doi-asserted-by":"publisher","DOI":"10.1145\/2788396"},{"key":"ref86","doi-asserted-by":"publisher","DOI":"10.1145\/2856125"},{"key":"ref87","doi-asserted-by":"publisher","DOI":"10.1109\/85.238389"},{"key":"ref88","doi-asserted-by":"publisher","DOI":"10.1145\/359576.359579"},{"key":"ref89","doi-asserted-by":"publisher","DOI":"10.1109\/MAHC.2015.50"},{"key":"ref90","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2004.10008"},{"key":"ref91","doi-asserted-by":"publisher","DOI":"10.1109\/C-M.1981.220595"},{"key":"ref92","volume-title":"Arm Cortex-A53 MPCore Processor Technical Reference Manual","year":"2018"},{"key":"ref93","doi-asserted-by":"publisher","DOI":"10.1145\/3445814.3446726"},{"key":"ref94","doi-asserted-by":"publisher","DOI":"10.1109\/PROC.1972.8647"},{"key":"ref95","doi-asserted-by":"publisher","DOI":"10.1145\/359327.359336"},{"key":"ref96","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2015.7056040"},{"key":"ref97","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA45697.2020.00070"},{"key":"ref98","doi-asserted-by":"publisher","DOI":"10.1145\/3007787.3001159"},{"key":"ref99","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2016.7783753"},{"key":"ref100","doi-asserted-by":"publisher","DOI":"10.1109\/LCA.2015.2434872"},{"key":"ref101","doi-asserted-by":"publisher","DOI":"10.1109\/MSST.2013.6558444"},{"key":"ref102","first-page":"259","article-title":"Cache automaton","volume-title":"Proc. 50th Annu. IEEE\/ACM Int. Symp. Microarchitecture (MICRO)","author":"Subramaniyan"},{"key":"ref103","doi-asserted-by":"publisher","DOI":"10.1109\/VLSI-SoC.2019.8920343"},{"key":"ref104","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2017.21"},{"key":"ref105","doi-asserted-by":"publisher","DOI":"10.1109\/HOTCHIPS.2019.8875680"},{"key":"ref106","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2018.00106"},{"key":"ref107","article-title":"Enabling the adoption of processing-in-memory: Challenges, mechanisms, future research directions","author":"Ghose","year":"2018","journal-title":"arXiv:1802.00320"},{"key":"ref108","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA53966.2022.00032"},{"key":"ref109","doi-asserted-by":"publisher","DOI":"10.1145\/3582016.3582032"},{"key":"ref110","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA61900.2025.00045"},{"key":"ref111","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2019.2937738"},{"key":"ref112","doi-asserted-by":"publisher","DOI":"10.1145\/2996864"},{"key":"ref113","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080246"},{"key":"ref114","doi-asserted-by":"publisher","DOI":"10.1109\/DAC18074.2021.9586216"},{"key":"ref115","doi-asserted-by":"publisher","DOI":"10.1145\/3604802"},{"key":"ref116","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2022.3173405"},{"key":"ref117","volume-title":"8237\/8237-2 High Performance Programmable DMA Controller","year":"1980"},{"key":"ref118","doi-asserted-by":"publisher","DOI":"10.1109\/LES.2024.3416820"},{"key":"ref119","first-page":"1","article-title":"SARIS: Accelerating stencil computations on energy-efficient RISC-V compute clusters with indirect stream registers","volume-title":"Proc. 61st ACM\/IEEE Design Autom. Conf.","author":"Scheffler"},{"key":"ref120","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2022.3189976"},{"key":"ref121","doi-asserted-by":"publisher","DOI":"10.1109\/40.918001"},{"key":"ref122","doi-asserted-by":"publisher","DOI":"10.1109\/micro.2003.1253190"},{"key":"ref123","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA52012.2021.00087"},{"key":"ref124","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2023.3322029"},{"key":"ref125","doi-asserted-by":"publisher","DOI":"10.1145\/3503222.3507705"},{"key":"ref126","doi-asserted-by":"publisher","DOI":"10.1145\/1048935.1050187"},{"key":"ref127","doi-asserted-by":"publisher","DOI":"10.1145\/263764.263796"},{"key":"ref128","doi-asserted-by":"publisher","DOI":"10.1145\/381694.378840"},{"key":"ref129","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-45545-0_18"},{"key":"ref130","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.2002.1106674"},{"key":"ref131","doi-asserted-by":"publisher","DOI":"10.1109\/CLUSTR.2004.1392630"},{"key":"ref132","doi-asserted-by":"publisher","DOI":"10.1145\/1275937.1275940"},{"key":"ref133","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2010.107"},{"key":"ref134","first-page":"1","article-title":"Dymaxion: Optimizing memory access patterns for heterogeneous systems","volume-title":"Proc. Int. Conf. High Perform. Comput., Netw., Storage Anal.","author":"Che"},{"key":"ref135","doi-asserted-by":"publisher","DOI":"10.1145\/3373376.3378498"},{"key":"ref136","doi-asserted-by":"publisher","DOI":"10.1145\/500001.500054"},{"key":"ref137","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2011.45"},{"key":"ref138","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2012.2231101"},{"key":"ref139","doi-asserted-by":"publisher","DOI":"10.1109\/HPCSim.2014.6903697"},{"key":"ref140","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2020.3027900"},{"key":"ref141","doi-asserted-by":"publisher","DOI":"10.1145\/263580.263657"},{"key":"ref142","doi-asserted-by":"publisher","DOI":"10.1109\/IISWC.2014.6983043"},{"key":"ref143","doi-asserted-by":"publisher","DOI":"10.1016\/c2014-0-01395-0"},{"key":"ref144","doi-asserted-by":"publisher","DOI":"10.1109\/CGO51591.2021.9370308"},{"key":"ref145","volume-title":"UVE Reference Card and Instruction Examples","author":"Domingos","year":"2021"},{"key":"ref146","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-008-0165-y"},{"key":"ref147","doi-asserted-by":"publisher","DOI":"10.1109\/TELSKS.2011.6143177"},{"key":"ref148","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-72521-3_13"},{"key":"ref149","doi-asserted-by":"publisher","DOI":"10.1145\/266021.266103"},{"key":"ref150","doi-asserted-by":"publisher","DOI":"10.1109\/54.632882"},{"key":"ref151","volume-title":"High speed image processing system using separate data processor and address generator","author":"Pfeiffer","year":"1991"},{"key":"ref152","volume-title":"Address generator with controllable modulo power of two addressing capability","author":"Gove","year":"1997"},{"key":"ref153","volume-title":"Address generator for interleaving data","author":"Pekarich","year":"2003"},{"key":"ref154","volume-title":"Address generation unit for a processor","author":"Van Berkel","year":"2008"},{"key":"ref155","volume-title":"Fast Fourier transform address generator","author":"Luo","year":"1996"},{"key":"ref156","article-title":"AXI DMA v7.1 LogiCORE IP product guide","volume-title":"Xilinx, AMD","year":"2021"},{"key":"ref157","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2015.51"},{"key":"ref158","doi-asserted-by":"publisher","DOI":"10.14716\/ijtech.v10i2.795"},{"key":"ref159","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2019.8702172"},{"key":"ref160","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2023.3329930"},{"key":"ref161","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-58943-5_62"},{"key":"ref162","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2015.7293960"},{"key":"ref163","doi-asserted-by":"publisher","DOI":"10.1109\/12.859540"},{"key":"ref164","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO50266.2020.00068"},{"key":"ref165","doi-asserted-by":"publisher","DOI":"10.1145\/3503222.3507706"},{"key":"ref166","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2020.3045564"},{"key":"ref167","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2022.3185544"},{"key":"ref168","doi-asserted-by":"publisher","DOI":"10.1145\/3575693.3575706"},{"key":"ref169","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA52012.2021.00053"},{"key":"ref170","doi-asserted-by":"publisher","DOI":"10.1145\/3470496.3527396"},{"key":"ref171","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP49362.2020.00033"},{"key":"ref172","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718"},{"key":"ref173","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2017.3711645"},{"key":"ref174","doi-asserted-by":"publisher","DOI":"10.1145\/2830772.2830807"},{"key":"ref175","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2019.2926114"},{"key":"ref176","first-page":"2","article-title":"The rocket chip generator","volume":"4","author":"Asanovic","year":"2016"},{"key":"ref177","article-title":"BOOMv2: An open-source out-of-order RISC-V core","volume-title":"Proc. 1st Workshop Comput. Archit. Res. with RISC-V (CARRV)","author":"Celio"},{"key":"ref178","doi-asserted-by":"publisher","DOI":"10.1145\/75277.75282"},{"key":"ref179","doi-asserted-by":"publisher","DOI":"10.1145\/277652.277670"},{"key":"ref180","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2015.2430359"},{"key":"ref181","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2000.10015"},{"key":"ref182","volume-title":"Ubitium Debuts First Universal RISC-V Processor To Enable AI At No Additional Cost, As It Raises $3.7M","year":"2024"},{"key":"ref183","volume-title":"Heterogeneous Computing With OpenCL: Revised OpenCL","volume":"1","author":"Gaster","year":"2012"},{"key":"ref184","doi-asserted-by":"publisher","DOI":"10.1145\/3200920"},{"key":"ref185","volume-title":"Instruction Tables","author":"Fog","year":"2016"},{"key":"ref186","doi-asserted-by":"publisher","DOI":"10.1145\/3548681"},{"key":"ref187","doi-asserted-by":"publisher","DOI":"10.1145\/197405.197406"},{"key":"ref188","article-title":"Loop coalescing: A compiler transformation for parallel machines","author":"Polychronopoulos","year":"1987"},{"key":"ref189","doi-asserted-by":"publisher","DOI":"10.1145\/358438.349320"},{"key":"ref190","doi-asserted-by":"publisher","DOI":"10.1109\/PACT52795.2021.00011"},{"key":"ref191","article-title":"Multi-Target DSL and MLIR Dialect for Streaming","volume-title":"Proc. Workshop Lang., Tools, Techn. Accel. Design (LATTE)","author":"da Silva"},{"key":"ref192","first-page":"1","article-title":"SonicBOOM: The 3rd generation Berkeley out-of-order machine","volume-title":"Proc. 4th Workshop Comput. Archit. Res. RISC-V","volume":"5","author":"Zhao"}],"container-title":["Proceedings of the IEEE"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/5\/11345491\/11306370.pdf?arnumber=11306370","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,1,12]],"date-time":"2026-01-12T22:01:26Z","timestamp":1768255286000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11306370\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,8]]},"references-count":192,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/jproc.2025.3642972","relation":{},"ISSN":["0018-9219","1558-2256"],"issn-type":[{"value":"0018-9219","type":"print"},{"value":"1558-2256","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,8]]}}}