{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,9,13]],"date-time":"2023-09-13T16:32:14Z","timestamp":1694622734589},"reference-count":19,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[1987,10,1]],"date-time":"1987-10-01T00:00:00Z","timestamp":560044800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Select. Areas Commun."],"published-print":{"date-parts":[[1987,10]]},"DOI":"10.1109\/jsac.1987.1146648","type":"journal-article","created":{"date-parts":[[2004,4,29]],"date-time":"2004-04-29T00:28:59Z","timestamp":1083198539000},"page":"1249-1255","source":"Crossref","is-referenced-by-count":5,"title":["High-Speed Time Division Switch for 32-Mbit\/s Bearer Rate Signals"],"prefix":"10.1109","volume":"5","author":[{"given":"N.","family":"Yamanaka","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"H.","family":"Miyanaga","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Y.","family":"Yamamoto","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1986.1052563"},{"key":"ref11","first-page":"570","article-title":"High-speed time division switch operating at 256 Mb\/s","volume":"e68","author":"yamanaka","year":"1985","journal-title":"Trans IECE Japan"},{"key":"ref12","doi-asserted-by":"crossref","first-page":"1295","DOI":"10.1109\/PROC.1977.10704","article-title":"some aspects of time-division data switch design","volume":"65","author":"tomita","year":"1977","journal-title":"Proceedings of the IEEE"},{"key":"ref13","article-title":"The E10.S-TSS.5: A multipurpose digital switching system","author":"ballard","year":"1981","journal-title":"ISS'81"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCOM.1986.1096640"},{"key":"ref15","year":"1982","journal-title":"ECL DATA BOOK"},{"key":"ref16","first-page":"1068","article-title":"Low-power Si-bipolar multi-Gbit\/s logics having the same function as ECL100K Family","volume":"e69","author":"yamanaka","year":"1986","journal-title":"Trans IECE Japan"},{"key":"ref17","first-page":"217","article-title":"Si-bipolar multi-Gbit\/s logic family using super self-aligned process technology","author":"ichino","year":"1984","journal-title":"Proc Int Conf Solid State Devices and Materials"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1049\/el:19850595"},{"key":"ref19","first-page":"271","article-title":"A bipolar Gbit\/s 8 \ufffd 8 bit S\/P, P\/S converter LSI","author":"hirata","year":"1986","journal-title":"Proc Int Conf Solid State Devices and Materials"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSAC.1986.1146290"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSAC.1986.1146344"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1049\/el:19830198"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"2748","DOI":"10.1109\/T-ED.1985.22411","article-title":"a 2gb\/s throughput gaas digital time switch lsi using lscfl","volume":"32","author":"takada","year":"1985","journal-title":"IEEE Transactions on Electron Devices"},{"key":"ref8","first-page":"523","article-title":"A GaAs 16-channel digital time switch LSI using 0.5 ?m gate buried p-layer SAINT FET's","author":"togashi","year":"1985","journal-title":"Proc 19th Int Symp Gallium Arsenide and Related Compounds"},{"key":"ref7","article-title":"A high-speed digital satellite switching network without random access memory","author":"arita","year":"1984","journal-title":"ISS '84"},{"key":"ref2","first-page":"121","article-title":"STARLITE: A wideband digital switch","author":"huang","year":"1984","journal-title":"Proc GLOBECOM'84"},{"key":"ref1","first-page":"1","article-title":"Statistical switching architectures for future services","author":"kuizer","year":"1984","journal-title":"Proc ISS'84"},{"key":"ref9","first-page":"225","article-title":"A 0.85 ns 1Kb bipolar ECL RAM","author":"miyanaga","year":"1984","journal-title":"Proc Int Conf Solid State Devices and Materials"}],"container-title":["IEEE Journal on Selected Areas in Communications"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx6\/49\/25834\/01146648.pdf?arnumber=1146648","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:26:21Z","timestamp":1638217581000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1146648\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1987,10]]},"references-count":19,"journal-issue":{"issue":"8","published-print":{"date-parts":[[1987,10]]}},"URL":"https:\/\/doi.org\/10.1109\/jsac.1987.1146648","relation":{},"ISSN":["0733-8716"],"issn-type":[{"value":"0733-8716","type":"print"}],"subject":[],"published":{"date-parts":[[1987,10]]}}}