{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,6]],"date-time":"2026-04-06T05:49:00Z","timestamp":1775454540014,"version":"3.50.1"},"reference-count":17,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2002,6,1]],"date-time":"2002-06-01T00:00:00Z","timestamp":1022889600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2002,6]]},"DOI":"10.1109\/jssc.2002.1004571","type":"journal-article","created":{"date-parts":[[2002,11,7]],"date-time":"2002-11-07T19:41:04Z","timestamp":1036698064000},"page":"674-683","source":"Crossref","is-referenced-by-count":76,"title":["A digitally self-calibrating 14-bit 10-MHz CMOS pipelined A\/D converter"],"prefix":"10.1109","volume":"37","author":[{"given":"S.-Y.","family":"Chuang","sequence":"first","affiliation":[]},{"given":"T.L.","family":"Sculley","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/4.90028"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/4.121557"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/4.364429"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1987.1052843"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/4.90063"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/4.75065"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/4.173093"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/4.545806"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/4.261994"},{"key":"ref10","volume-title":"Digitally self-calibrating pipeline analog-to-digital converter","author":"Karanicolas","year":"1996"},{"key":"ref11","volume-title":"Combination of analog to digital converter and error correction circuit","author":"Domogalla","year":"1984"},{"key":"ref12","first-page":"56","volume-title":"Electrical Engineering 290Y\u2014Critical Problems in Communications Integrated Circuits","volume":"I of III","author":"Gray","year":"1996"},{"key":"ref13","first-page":"270","volume-title":"Analog MOS Integrated Circuits for Signal Processing","author":"Gregorian","year":"1996"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2000.839681"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/4.280701"},{"key":"ref16","first-page":"38","volume-title":"Analog VLSI Signal and Information Processing","author":"Ismail","year":"1994"},{"key":"ref17","volume-title":"High impedance large output voltage regulated casdode current mirror structure and method","author":"Chuang","year":"1999"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4\/21689\/01004571.pdf?arnumber=1004571","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,20]],"date-time":"2025-03-20T05:07:59Z","timestamp":1742447279000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1004571\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2002,6]]},"references-count":17,"journal-issue":{"issue":"6","published-print":{"date-parts":[[2002,6]]}},"URL":"https:\/\/doi.org\/10.1109\/jssc.2002.1004571","relation":{},"ISSN":["0018-9200"],"issn-type":[{"value":"0018-9200","type":"print"}],"subject":[],"published":{"date-parts":[[2002,6]]}}}