{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,23]],"date-time":"2025-03-23T07:10:28Z","timestamp":1742713828762,"version":"3.40.2"},"reference-count":14,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2002,6,1]],"date-time":"2002-06-01T00:00:00Z","timestamp":1022889600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2002,6]]},"DOI":"10.1109\/jssc.2002.1004577","type":"journal-article","created":{"date-parts":[[2002,11,7]],"date-time":"2002-11-07T19:41:04Z","timestamp":1036698064000},"page":"726-734","source":"Crossref","is-referenced-by-count":23,"title":["A low-jitter wide-range skew-calibrated dual-loop DLL using antifuse circuitry for high-speed DRAM"],"prefix":"10.1109","volume":"37","author":[{"family":"Se Jun Kim","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Sang Hoon Hong","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Jae-Kyung Wee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Joo Hwan Cho","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Pil Soo Lee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Jin Hong Ahn","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Jin Yong Chung","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/4.641693"},{"key":"ref2","first-page":"798","article-title":"Digital delay-locked loop and design technique for high-speed synchronous interface","volume":"E79-C","author":"Okajima","year":"1996","journal-title":"IEICE Trans. Electron."},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/4.340422"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/4.499724"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/4.641688"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2001.934188"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/4.760367"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/vlsic.1998.688006"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.1996.542317"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/4.165341"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/82.749085"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2000.852857"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2000.839834"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2001.934197"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4\/21689\/01004577.pdf?arnumber=1004577","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,23]],"date-time":"2025-03-23T06:47:48Z","timestamp":1742712468000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1004577\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2002,6]]},"references-count":14,"journal-issue":{"issue":"6","published-print":{"date-parts":[[2002,6]]}},"URL":"https:\/\/doi.org\/10.1109\/jssc.2002.1004577","relation":{},"ISSN":["0018-9200"],"issn-type":[{"type":"print","value":"0018-9200"}],"subject":[],"published":{"date-parts":[[2002,6]]}}}