{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,26]],"date-time":"2026-03-26T12:34:27Z","timestamp":1774528467051,"version":"3.50.1"},"reference-count":35,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2002,6,1]],"date-time":"2002-06-01T00:00:00Z","timestamp":1022889600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2002,6]]},"DOI":"10.1109\/jssc.2002.1004578","type":"journal-article","created":{"date-parts":[[2002,11,7]],"date-time":"2002-11-07T19:41:04Z","timestamp":1036698064000},"page":"735-750","source":"Crossref","is-referenced-by-count":19,"title":["A current-sensed high-speed and low-power first-in-first-out memory using a wordline\/bitline-swapped dual-port SRAM cell"],"prefix":"10.1109","volume":"37","author":[{"given":"N.","family":"Shibata","sequence":"first","affiliation":[]},{"given":"M.","family":"Watanabe","sequence":"additional","affiliation":[]},{"given":"Y.","family":"Tanabe","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1988.20798"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/4.75054"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1991.164119"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/30.85573"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/4.328629"},{"key":"ref6","article-title":"A 8-Mbit serial register","volume-title":"Tech. Rep. ICD91-133","author":"Iwakiri","year":"1991"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/4.1012"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.1991.760083"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/GAAS.1992.247277"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/4.62153"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/4.284707"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.1991.689143"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.1991.689144"},{"key":"ref14","first-page":"23.4.1","article-title":"A 1.0 $\\mu\\hbox{m}$ compilable FIFO buffer for standard cell","volume-title":"IEEE Custom Integrated Circuits Conf. (CICC) Dig. Tech. Papers","author":"Kawauchi"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1995.518153"},{"key":"ref16","article-title":"Low-power first-in\u2013first-out memories using look-ahead-controlled bitline pull-ups","volume-title":"IEICE Tech. Rep. ICD96-32","author":"Shibata","year":"1996"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1049\/el:19970244"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/4.75046"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/cicc.1992.591151"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1995.518158"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/4.871315"},{"issue":"11","key":"ref22","first-page":"1641","article-title":"High-performance memory macrocells with row and column sliceable architecture","volume":"E76-C","author":"Shibata","year":"1993","journal-title":"IEICE Trans. Electron."},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/4.494204"},{"issue":"8","key":"ref24","first-page":"1120","article-title":"Current-sense amplifiers for low-voltage memories","volume":"E79-C","author":"Shibata","year":"1996","journal-title":"IEICE Trans. Electron."},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1993.280031"},{"issue":"11","key":"ref26","first-page":"2056","article-title":"Current-sensed SRAM techniques for megabit-class integration \u2014progress in operating frequency by using hidden writing-recovery architecture","volume":"E82-C","author":"Shibata","year":"1999","journal-title":"IEICE Trans. Electron."},{"issue":"1","key":"ref27","first-page":"94","article-title":"Megabit-class size-configurable 250-MHz SRAM macrocells with a squashed memory-cell architecture","volume":"E82-C","author":"Shibata","year":"1999","journal-title":"IEICE Trans. Electron."},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/4.5927"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/4.256"},{"issue":"12","key":"ref30","first-page":"1598","article-title":"A switched virtual-GND level technique for fast and low power SRAMs","volume":"E80-C","author":"Shibata","year":"1997","journal-title":"IEICE Trans. Electron."},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.1980.189946"},{"issue":"12","key":"ref32","first-page":"1171","article-title":"Performance estimation of synchronous fast SRAM macrocells\u2014test chip design and evaluation with LSI test systems","volume-title":"IEICE Trans. Comput.","volume":"J79-D-I","author":"Shibata"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/4.75053"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/4.953481"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1049\/el:19780397"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4\/21689\/01004578.pdf?arnumber=1004578","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,4,2]],"date-time":"2025-04-02T05:29:16Z","timestamp":1743571756000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1004578\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2002,6]]},"references-count":35,"journal-issue":{"issue":"6"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2002.1004578","relation":{},"ISSN":["0018-9200","1558-173X"],"issn-type":[{"value":"0018-9200","type":"print"},{"value":"1558-173X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2002,6]]}}}