{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,15]],"date-time":"2025-04-15T05:35:20Z","timestamp":1744695320481,"version":"3.40.2"},"reference-count":6,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2002,7,1]],"date-time":"2002-07-01T00:00:00Z","timestamp":1025481600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2002,7]]},"DOI":"10.1109\/jssc.2002.1015686","type":"journal-article","created":{"date-parts":[[2002,11,7]],"date-time":"2002-11-07T19:41:04Z","timestamp":1036698064000},"page":"881-886","source":"Crossref","is-referenced-by-count":20,"title":["Novel cell-AGC technique for burst-mode CMOS preamplifier with wide dynamic range and high sensitivity for ATM-PON system"],"prefix":"10.1109","volume":"37","author":[{"given":"S.","family":"Yamashita","sequence":"first","affiliation":[]},{"given":"S.","family":"Ide","sequence":"additional","affiliation":[]},{"given":"K.","family":"Mori","sequence":"additional","affiliation":[]},{"given":"A.","family":"Hayakawa","sequence":"additional","affiliation":[]},{"given":"N.","family":"Ueno","sequence":"additional","affiliation":[]},{"given":"K.","family":"Tanaka","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1049\/cp:19971565"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/50.62887"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1049\/el:19970863"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/4.406398"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/4.705356"},{"volume-title":"Analysis and Design of Analogue Integrated Circuits","year":"1993","author":"Gray","key":"ref6"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4\/21860\/01015686.pdf?arnumber=1015686","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,24]],"date-time":"2025-03-24T08:31:45Z","timestamp":1742805105000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1015686\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2002,7]]},"references-count":6,"journal-issue":{"issue":"7","published-print":{"date-parts":[[2002,7]]}},"URL":"https:\/\/doi.org\/10.1109\/jssc.2002.1015686","relation":{},"ISSN":["0018-9200"],"issn-type":[{"type":"print","value":"0018-9200"}],"subject":[],"published":{"date-parts":[[2002,7]]}}}