{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,20]],"date-time":"2025-04-20T04:40:03Z","timestamp":1745124003259,"version":"3.40.4"},"reference-count":9,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2002,7,1]],"date-time":"2002-07-01T00:00:00Z","timestamp":1025481600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2002,7]]},"DOI":"10.1109\/jssc.2002.1015693","type":"journal-article","created":{"date-parts":[[2002,11,7]],"date-time":"2002-11-07T19:41:04Z","timestamp":1036698064000},"page":"932-940","source":"Crossref","is-referenced-by-count":1,"title":["0.13-\u03bcm 32-Mb\/64-Mb embedded DRAM core with high efficient redundancy and enhanced testability"],"prefix":"10.1109","volume":"37","author":[{"given":"H.","family":"Kikukawa","sequence":"first","affiliation":[]},{"given":"S.","family":"Tomishima","sequence":"additional","affiliation":[]},{"given":"T.","family":"Tsuji","sequence":"additional","affiliation":[]},{"given":"T.","family":"Kawasaki","sequence":"additional","affiliation":[]},{"given":"S.","family":"Sakamoto","sequence":"additional","affiliation":[]},{"given":"M.","family":"Ishikawa","sequence":"additional","affiliation":[]},{"given":"W.","family":"Abe","sequence":"additional","affiliation":[]},{"given":"H.","family":"Tanizaki","sequence":"additional","affiliation":[]},{"given":"H.","family":"Kato","sequence":"additional","affiliation":[]},{"given":"T.","family":"Uchikoba","sequence":"additional","affiliation":[]},{"given":"T.","family":"Inokuchi","sequence":"additional","affiliation":[]},{"given":"M.","family":"Senoh","sequence":"additional","affiliation":[]},{"given":"Y.","family":"Fukushima","sequence":"additional","affiliation":[]},{"given":"M.","family":"Nirro","sequence":"additional","affiliation":[]},{"given":"M.","family":"Maruta","sequence":"additional","affiliation":[]},{"given":"A.","family":"Shibayama","sequence":"additional","affiliation":[]},{"given":"T.","family":"Ooishi","sequence":"additional","affiliation":[]},{"given":"K.","family":"Takahashi","sequence":"additional","affiliation":[]},{"given":"H.","family":"Hidaka","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.1999.797267"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2000.839830"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2000.839762"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2001.912577"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2001.912684"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/jssc.2002.1015693"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/vlsit.2000.852770"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/54.748805"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2001.929815"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4\/21860\/01015693.pdf?arnumber=1015693","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,4,20]],"date-time":"2025-04-20T04:13:42Z","timestamp":1745122422000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1015693\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2002,7]]},"references-count":9,"journal-issue":{"issue":"7","published-print":{"date-parts":[[2002,7]]}},"URL":"https:\/\/doi.org\/10.1109\/jssc.2002.1015693","relation":{},"ISSN":["0018-9200"],"issn-type":[{"type":"print","value":"0018-9200"}],"subject":[],"published":{"date-parts":[[2002,7]]}}}