{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,4]],"date-time":"2025-04-04T04:06:06Z","timestamp":1743739566325,"version":"3.40.3"},"reference-count":5,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2003,11,1]],"date-time":"2003-11-01T00:00:00Z","timestamp":1067644800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2003,11]]},"DOI":"10.1109\/jssc.2003.818161","type":"journal-article","created":{"date-parts":[[2003,10,31]],"date-time":"2003-10-31T14:40:20Z","timestamp":1067611220000},"page":"1911-1919","source":"Crossref","is-referenced-by-count":12,"title":["A 32-Mb chain FeRAM with segment\/stitch array architecture"],"prefix":"10.1109","volume":"38","author":[{"given":"S.","family":"Shiratake","sequence":"first","affiliation":[]},{"given":"T.","family":"Miyakawa","sequence":"additional","affiliation":[]},{"given":"Y.","family":"Takeuchi","sequence":"additional","affiliation":[]},{"given":"R.","family":"Ogiwara","sequence":"additional","affiliation":[]},{"given":"M.","family":"Kamoshida","sequence":"additional","affiliation":[]},{"given":"K.","family":"Hoya","sequence":"additional","affiliation":[]},{"given":"K.","family":"Oikawa","sequence":"additional","affiliation":[]},{"given":"T.","family":"Ozaki","sequence":"additional","affiliation":[]},{"given":"I.","family":"Kunishima","sequence":"additional","affiliation":[]},{"given":"K.","family":"Yamakawa","sequence":"additional","affiliation":[]},{"given":"S.","family":"Sugimoto","sequence":"additional","affiliation":[]},{"given":"D.","family":"Takashima","sequence":"additional","affiliation":[]},{"given":"H.","family":"Joachim","sequence":"additional","affiliation":[]},{"given":"N.","family":"Rehm","sequence":"additional","affiliation":[]},{"given":"J.","family":"Wohlfahrt","sequence":"additional","affiliation":[]},{"given":"N.","family":"Nagel","sequence":"additional","affiliation":[]},{"given":"G.","family":"Beitel","sequence":"additional","affiliation":[]},{"given":"M.","family":"Jacob","sequence":"additional","affiliation":[]},{"given":"T.","family":"Roehr","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1989.48273"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/4.668994"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/4.962293"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.818161"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2002.992986"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4\/27824\/01240971.pdf?arnumber=1240971","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,4,3]],"date-time":"2025-04-03T09:43:46Z","timestamp":1743673426000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1240971\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003,11]]},"references-count":5,"journal-issue":{"issue":"11","published-print":{"date-parts":[[2003,11]]}},"URL":"https:\/\/doi.org\/10.1109\/jssc.2003.818161","relation":{},"ISSN":["0018-9200"],"issn-type":[{"type":"print","value":"0018-9200"}],"subject":[],"published":{"date-parts":[[2003,11]]}}}