{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,25]],"date-time":"2025-03-25T08:10:02Z","timestamp":1742890202666,"version":"3.40.2"},"reference-count":15,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2005,5,1]],"date-time":"2005-05-01T00:00:00Z","timestamp":1114905600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2005,5]]},"DOI":"10.1109\/jssc.2005.845989","type":"journal-article","created":{"date-parts":[[2005,5,3]],"date-time":"2005-05-03T16:00:23Z","timestamp":1115136023000},"page":"1119-1129","source":"Crossref","is-referenced-by-count":16,"title":["A VCDL-based 60-760-MHz dual-loop DLL with infinite phase-shift capability and adaptive-bandwidth scheme"],"prefix":"10.1109","volume":"40","author":[{"family":"Seung-Jun Bae","sequence":"first","affiliation":[]},{"family":"Hyung-Joon Chi","sequence":"additional","affiliation":[]},{"family":"Young-Soo Sohn","sequence":"additional","affiliation":[]},{"given":"H.-J.","family":"Park","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/4.5947"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/iscas.1994.409189"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.800922"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/4.826820"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/4.910480"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/4.340422"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/4.641688"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/4.918916"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2000.852868"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1996.542317"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.803936"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/vlsic.1998.688006"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.803937"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.810045"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/4.881205"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4\/30788\/01425719.pdf?arnumber=1425719","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,25]],"date-time":"2025-03-25T07:57:43Z","timestamp":1742889463000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1425719\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005,5]]},"references-count":15,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2005.845989","relation":{},"ISSN":["0018-9200"],"issn-type":[{"type":"print","value":"0018-9200"}],"subject":[],"published":{"date-parts":[[2005,5]]}}}