{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,9,13]],"date-time":"2023-09-13T16:57:43Z","timestamp":1694624263599},"reference-count":11,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2005,7,1]],"date-time":"2005-07-01T00:00:00Z","timestamp":1120176000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2005,7]]},"DOI":"10.1109\/jssc.2005.847521","type":"journal-article","created":{"date-parts":[[2005,6,28]],"date-time":"2005-06-28T18:51:01Z","timestamp":1119984661000},"page":"1583-1588","source":"Crossref","is-referenced-by-count":6,"title":["High-bit-rate low-power decision circuit using InP-InGaAs HBT technology"],"prefix":"10.1109","volume":"40","author":[{"given":"K.","family":"Ishii","sequence":"first","affiliation":[]},{"given":"H.","family":"Nosaka","sequence":"additional","affiliation":[]},{"given":"K.","family":"Sano","sequence":"additional","affiliation":[]},{"given":"K.","family":"Murata","sequence":"additional","affiliation":[]},{"given":"M.","family":"Ida","sequence":"additional","affiliation":[]},{"given":"K.","family":"Kurishima","sequence":"additional","affiliation":[]},{"given":"M.","family":"Hirata","sequence":"additional","affiliation":[]},{"given":"T.","family":"Shibata","sequence":"additional","affiliation":[]},{"given":"T.","family":"Enoki","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1986.1052641"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/4.350199"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2000.904451"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TMTT.2003.818582"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/GAAS.2003.1252413"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICIPRM.2004.1442599"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1049\/el:20030782"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2002.806300"},{"key":"ref2","first-page":"165","article-title":"a 80-gbit\/s d-type flip-flop circuit using inp hemt technology","author":"suzuki","year":"2003","journal-title":"GaAs Integrated Circuits Symp Tech Dig"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1049\/el:20020416"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2004.1332679"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4\/31404\/01459004.pdf?arnumber=1459004","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:27:59Z","timestamp":1638217679000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1459004\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005,7]]},"references-count":11,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2005.847521","relation":{},"ISSN":["0018-9200"],"issn-type":[{"value":"0018-9200","type":"print"}],"subject":[],"published":{"date-parts":[[2005,7]]}}}