{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,8]],"date-time":"2026-02-08T14:46:02Z","timestamp":1770561962338,"version":"3.49.0"},"reference-count":15,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2005,7,1]],"date-time":"2005-07-01T00:00:00Z","timestamp":1120176000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2005,7]]},"DOI":"10.1109\/jssc.2005.847531","type":"journal-article","created":{"date-parts":[[2005,6,28]],"date-time":"2005-06-28T18:51:01Z","timestamp":1119984661000},"page":"1557-1565","source":"Crossref","is-referenced-by-count":48,"title":["4-Mb MOSFET-selected \/spl mu\/trench phase-change memory experimental chip"],"prefix":"10.1109","volume":"40","author":[{"given":"F.","family":"Bedeschi","sequence":"first","affiliation":[]},{"given":"R.","family":"Bez","sequence":"additional","affiliation":[]},{"given":"C.","family":"Boffino","sequence":"additional","affiliation":[]},{"given":"E.","family":"Bonizzoni","sequence":"additional","affiliation":[]},{"given":"E.C.","family":"Buda","sequence":"additional","affiliation":[]},{"given":"G.","family":"Casagrande","sequence":"additional","affiliation":[]},{"given":"L.","family":"Costa","sequence":"additional","affiliation":[]},{"given":"M.","family":"Ferraro","sequence":"additional","affiliation":[]},{"given":"R.","family":"Gastaldi","sequence":"additional","affiliation":[]},{"given":"O.","family":"Khouri","sequence":"additional","affiliation":[]},{"given":"F.","family":"Ottogalli","sequence":"additional","affiliation":[]},{"given":"F.","family":"Pellizzer","sequence":"additional","affiliation":[]},{"given":"A.","family":"Pirovano","sequence":"additional","affiliation":[]},{"given":"C.","family":"Resta","sequence":"additional","affiliation":[]},{"given":"G.","family":"Torelli","sequence":"additional","affiliation":[]},{"given":"M.","family":"Tosi","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/AERO.2000.878512"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/aero.2001.931188"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2001.979636"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2002.993006"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/isscc.2004.1332583"},{"key":"ref6","first-page":"442","article-title":"An 8 Mb demonstrator for high-density 1.8 V phase-change memories","volume-title":"Proc. Symp. VLSI Circuits","author":"Bedeschi"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/vlsit.2004.1345368"},{"key":"ref8","first-page":"229","article-title":"Bit-line biasing technique for phase-change memories","volume-title":"Proc. Int. Conf. Signal and Electronic Systems","author":"Bedeschi"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1049\/el:20010452"},{"key":"ref10","first-page":"349","article-title":"Fast-recovery CMOS voltage regulator for large capacitive loads","volume-title":"Proc. Int. Conf. Signal and Electronic Systems","author":"Bedeschi"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/4.654935"},{"key":"ref12","article-title":"Reading circuit and method for a multilevel nonvolatile memory","author":"Pagliato","year":"2003"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/iscas.2004.1329349"},{"key":"ref14","article-title":"Sense amplifier structure for multilevel nonvolatile memory devices and corresponding reading method","author":"Confalonieri","year":"2004"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ESSDER.2004.1356547"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4\/31404\/01459001.pdf?arnumber=1459001","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,24]],"date-time":"2025-03-24T08:33:56Z","timestamp":1742805236000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1459001\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2005,7]]},"references-count":15,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2005.847531","relation":{},"ISSN":["0018-9200"],"issn-type":[{"value":"0018-9200","type":"print"}],"subject":[],"published":{"date-parts":[[2005,7]]}}}