{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,6]],"date-time":"2025-10-06T05:54:44Z","timestamp":1759730084502},"reference-count":24,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2008,1,1]],"date-time":"2008-01-01T00:00:00Z","timestamp":1199145600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE J. Solid-State Circuits"],"published-print":{"date-parts":[[2008,1]]},"DOI":"10.1109\/jssc.2007.907998","type":"journal-article","created":{"date-parts":[[2008,1,29]],"date-time":"2008-01-29T23:55:54Z","timestamp":1201650954000},"page":"180-191","source":"Crossref","is-referenced-by-count":50,"title":["A 45-nm Bulk CMOS Embedded SRAM With Improved Immunity Against Process and Temperature Variations"],"prefix":"10.1109","volume":"43","author":[{"given":"Koji","family":"Nii","sequence":"first","affiliation":[]},{"given":"Makoto","family":"Yabuuchi","sequence":"additional","affiliation":[]},{"given":"Yasumasa","family":"Tsukamoto","sequence":"additional","affiliation":[]},{"given":"Shigeki","family":"Ohbayashi","sequence":"additional","affiliation":[]},{"given":"Susumu","family":"Imaoka","sequence":"additional","affiliation":[]},{"given":"Hiroshi","family":"Makino","sequence":"additional","affiliation":[]},{"given":"Yoshinobu","family":"Yamagami","sequence":"additional","affiliation":[]},{"given":"Satoshi","family":"Ishikura","sequence":"additional","affiliation":[]},{"given":"Toshio","family":"Terano","sequence":"additional","affiliation":[]},{"given":"Toshiyuki","family":"Oashi","sequence":"additional","affiliation":[]},{"given":"Keiji","family":"Hashimoto","sequence":"additional","affiliation":[]},{"given":"Akio","family":"Sebe","sequence":"additional","affiliation":[]},{"given":"Gen","family":"Okazaki","sequence":"additional","affiliation":[]},{"given":"Katsuji","family":"Satomi","sequence":"additional","affiliation":[]},{"given":"Hironori","family":"Akamatsu","sequence":"additional","affiliation":[]},{"given":"Hirofumi","family":"Shinohara","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.859025"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.869786"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2006.1705286"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.892153"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.870763"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.838013"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.859030"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2006.1705287"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.864124"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.891648"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/4.913744"},{"key":"ref3","first-page":"307","article-title":"line edge roughness: characterization, modeling and impact on device behavior","author":"croon","year":"2002","journal-title":"IEEE IEDM Dig Tech Papers"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2006.346880"},{"key":"ref5","year":"0","journal-title":"International Technology Roadmap for Semiconductors 2005 Semiconductors Industry Assoc and SEMATECH"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2005.1609505"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2006.346762"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/16.711362"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1989.572629"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.827796"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373426"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382599"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2005.1560101"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2006.1705288"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.888357"}],"container-title":["IEEE Journal of Solid-State Circuits"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4\/4443178\/04443200.pdf?arnumber=4443200","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:28:20Z","timestamp":1638217700000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4443200\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,1]]},"references-count":24,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/jssc.2007.907998","relation":{},"ISSN":["0018-9200"],"issn-type":[{"value":"0018-9200","type":"print"}],"subject":[],"published":{"date-parts":[[2008,1]]}}}